共 50 条
- [41] A resource balancing approach to SoC test scheduling PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 525 - 528
- [42] SOC test scheduling using simulated annealing 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 325 - 330
- [43] TAM design and optimization for transparency-based SoC test 25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 381 - +
- [45] Design of reconfigurable access wrappers for embedded core based SOC test PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 106 - 111
- [47] Optimization of Big Data Parallel Scheduling Based on Dynamic Clustering Scheduling Algorithm JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (11): : 1243 - 1251
- [48] Optimization of Big Data Parallel Scheduling Based on Dynamic Clustering Scheduling Algorithm Journal of Signal Processing Systems, 2022, 94 : 1243 - 1251
- [49] Efficient test scheduling for hierarchical core based design 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 200 - 203