Core - Clustering based SOC test scheduling optimization

被引：10

作者：

Huang, Y ^{[1
]}

Reddy, SM ^{[1
]}

Cheng, WT ^{[1
]}

机构：

[1] Mentor Graph Corp, Wilsonville, OR 97070 USA

来源：

PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02) | 2002年

关键词：

D O I：

10.1109/ATS.2002.1181745

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

In this paper, a method is presented to schedule tests for core - based SOCs to achieve optimal test completion time for the SOC design by simultaneously determining optimal core clustering, core cluster wrapper width, and pin mapping. For the first time the above mentioned techniques are applied concurrently to solve the SOC test scheduling problem. A heuristic algorithm implementing these techniques to determine an optimal solution is proposed.

引用

页码：405 / 410

页数：6

共 50 条

[31] SoC test scheduling using the B*-tree based floorplanning technique
Wuu, Jen-Yi
Chen, Tung-Chieh
Chang, Yao-Wen
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1188 - 1191
[32] Industrial Case Studies of SoC Test Scheduling Optimization by Selecting Appropriate EDT Architectures
Li, Guoliang
Zhao, Henry
Yang, Qinfu
Qian, Jun
Huang, Yu
2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), 2018, : 109 - 114
[33] Test scheduling of core based system-on-chip using modified ant colony optimization
Chandrasekaran G.
Kumarasamy V.
Chinraj G.
Journal Europeen des Systemes Automatises, 2019, 52 (06): : 599 - 605
[34] Defect-aware SOC test scheduling
Larsson, E
Pouget, J
Peng, Z
22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 359 - 364
[35] A new mechanism for SOC scan test scheduling
Huang, Ning
Zhu, En
IEICE ELECTRONICS EXPRESS, 2012, 9 (11): : 932 - 937
[36] Optimization of hierarchical SOC test time based on genetic algorithm
Li Jiao
Zhang Jinyi
Shi Hui
Luo xiao wei
2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 424 - +
[37] Design and Optimization of Transparency-Based TAM for SoC Test
Yoneda, Tomokazu
Shuto, Akiko
Ichihara, Hideyuki
Inoue, Tomoo
Fujiwara, Hideo
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (06): : 1549 - 1559
[38] Test scheduling of BISTed memory cores for SOC
Wang, CW
Huang, JR
Lin, YF
Cheng, KL
Huang, CT
Wu, CW
PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 356 - 361
[39] SOC test scheduling using evolutionary programming
Pan, ZL
Chen, L
Chen, GJ
PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 1, 2004, : 300 - 304
[40] Test scheduling for SOC under power constraints
Skarvada, Jaroslav
PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2006, : 91 - 93

← 1 2 3 4 5 →