Analytical estimation of interconnect loss due to dummy fills

被引:0
|
作者
Tsuchiya, Akira [1 ]
Onodera, Hidetoshi [1 ]
机构
[1] Kyoto Univ, Dept Commun & Comp Engn, Sakyo Ku, Yoshida Honmachi, Kyoto 6068501, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes an analytical method to estimate the interconnect loss due to dummy fills. By modeling the eddy current in dummy fills as a simple square loop, we derive the impact of dummy fills on the loss of the interconnect We verified the proposed method by a 3D field solver. Experimental results show that the proposed method provides accurate modeling of the effect of dummy fills.
引用
收藏
页码:149 / +
页数:2
相关论文
共 50 条
  • [21] Impact quantification of the dummy metal fills on nanometer VLSI designs for DFM
    Chang, Keh-Jeng
    Chou, Jyh-Jeng
    Li, Hung-Chih
    Chang, Kuo-Cheng
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 291 - +
  • [22] Formula-based method for capacitance extraction of interconnects with dummy fills
    Kurokawata, A
    Kasebe, A
    Kanamoto, T
    Yang, Y
    Huang, Z
    Inoue, Y
    Masuda, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (04) : 847 - 855
  • [23] Distributed RLC interconnect: Analytical modelling expressions for crosstalk noise estimation
    Kadim, H. J.
    Coulibaly, L. M.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1 - 4
  • [24] A statistical method for fast and accurate capacitance extraction in the presence of floating dummy fills
    Batterywala, S
    Ananthakrishna, R
    Luo, YS
    Gyure, A
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 129 - 134
  • [25] Analytical estimation of the noise due to a rotating shaft
    Huang, Y. M.
    Chen, T. C.
    Shieh, P. S.
    APPLIED ACOUSTICS, 2014, 76 : 187 - 196
  • [26] The Influence of Dummy Fills on an On-chip Spiral Inductor and their Optimized Placement Scheme
    Ogino, Tatsuya
    Sugimoto, Yasuhiro
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3344 - +
  • [27] Effect of dummy fills on high-frequency characteristics of on-chip interconnects
    Tsuchiya, Akira
    Onodera, Hidetoshi
    10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 275 - +
  • [28] Eigenmode Analysis of Propagation Constant for a Microstrip Line with Dummy Fills on a Si CMOS Substrate
    Ono, Yuya
    Hirano, Takuichi
    Okada, Kenichi
    Hirokawa, Jiro
    Ando, Makoto
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06): : 1008 - 1015
  • [29] Effect of Dummy Fills on Characteristics of Passive Devices in CMOS Millimeter-Wave Circuits
    Tsuchiya, Akira
    Onodera, Hidetoshi
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 296 - +
  • [30] Interconnect estimation for FPGAs
    Karman, Parivallal
    Bhatia, Dinesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (08) : 1523 - 1534