Performance Enhancement of a Hybrid 1-bit Full Adder Circuit

Full adder is a crucial requirement for designing many types of processors like microprocessors, digital signal processors, image processing and various VLSI applications etc. In most of the design adder connected on most critical path of the circuit which affects the overall performance of the system. This paper proposes modified hybrid full adder circuit that enhances the performance in terms of power consumption at various voltages, temperature and operating frequency. It also improves noise immunity by 2-5% than its peer design. All simulations have been performed at 45nm process technology on Tanner EDA tool.