Performance Enhancement of a Hybrid 1-bit Full Adder Circuit

被引：0
|
作者：
Chauhan, Sugandha [1 ]
Sharma, Tripti [1 ]
机构：
[1] Chandigarh Univ, Dept ECE, Gharuan, Punjab, India
来源：
PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016) | 2016年
关键词：
Hybrid Full Adder; Power Consumption; Delay and PDP;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
Full adder is a crucial requirement for designing many types of processors like microprocessors, digital signal processors, image processing and various VLSI applications etc. In most of the design adder connected on most critical path of the circuit which affects the overall performance of the system. This paper proposes modified hybrid full adder circuit that enhances the performance in terms of power consumption at various voltages, temperature and operating frequency. It also improves noise immunity by 2-5% than its peer design. All simulations have been performed at 45nm process technology on Tanner EDA tool.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Implementation of Low Power 1-bit Hybrid Full Adder using 22 nm CMOS Technology
    Keerthana, M.
    Ravichandran, T.
    2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 1215 - 1217
  • [42] Area-Improved High-Speed Hybrid 1-bit Full Adder Circuit Using 3T-XNOR Gate
    Kadu, Chaitali P.
    Sharma, Manish
    2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
  • [43] Low-Power and High-Performance 1-Bit CMOS Full-Adder Cell
    Navi, Keivan
    Kavehei, Omid
    Ruholamini, Mahnoush
    Sahafi, Amir
    Mehrabi, Shima
    Dadkhahi, Nooshin
    JOURNAL OF COMPUTERS, 2008, 3 (02) : 48 - 54
  • [44] Five new high-performance multiplexer-based 1-bit full adder cells
    Al-Sheraidah, A
    Alhalabi, B
    Bui, HT
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 807 - 810
  • [45] A novel CMOS 1-bit 8T full adder cell
    Sharma, Tripti
    Sharma, K.G.
    Singh, B.P.
    Arora, Neha
    WSEAS Transactions on Systems, 2010, 9 (03): : 317 - 326
  • [46] A Low-Power High-Speed 16T 1-Bit Hybrid Full Adder
    Agrawal, Priya
    Raghuvanshi, D. K.
    Gupta, M. K.
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 348 - 352
  • [47] Photonic crystal based 1-bit full-adder optical circuit by using ring resonators in a nonlinear structure
    Alipour-Banaei, Hamed
    Seif-Dargahi, Hamed
    PHOTONICS AND NANOSTRUCTURES-FUNDAMENTALS AND APPLICATIONS, 2017, 24 : 29 - 34
  • [48] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
    Yadav, Ashish Kumar
    Shrivatava, Bhavana P.
    Dadoriya, Ajay Kumar
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
  • [49] Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed
    Arul, A.
    Kathirvelu, M.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 111 - 130
  • [50] Design a novel 1-bit full adder with hybrid logic for full-swing, area-efficiency and high-speed
    A. Arul
    M. Kathirvelu
    Analog Integrated Circuits and Signal Processing, 2024, 119 : 111 - 130
12345