A simplified gate-level fault model for crosstalk effects analysis

被引：1

作者：

Civera, P ^{[1
]}

Macchiarulo, L ^{[1
]}

Violante, M ^{[1
]}

机构：

[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy

来源：

17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/DFTVS.2002.1173499

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The relevant problem of crosstalk affects the design process in many ways. Its delay effects can not be easily addressed due to the complex interaction between signals and dependency on the logical, functional and timing aspects of the design. In this paper we propose a modelling approach and a methodology to assess crosstalk effects on real designs through a simulation-based analysis environment. Results are reported showing how the proposed approach has been used to validate the bus architecture inside the LEON SPARC-like processor core.

引用

页码：31 / 39

页数：9

共 50 条

[41] Redesign for Untrusted Gate-level Netlists
Oya, Masaru
Yanagisawa, Masao
Togawa, Nozomu
2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 219 - 220
[42] Gate-level simulation of quantum circuits
Viamontes, GF
Rajagopalan, M
Markov, IL
Hayes, JP
QUANTUM COMMUNICATION, MEASUREMENT AND COMPUTING, PROCEEDINGS, 2003, : 311 - 314
[43] A compact gate-level energy and delay model of dynamic CMOS gates
Rosselló, JL
de Benito, C
Segura, J
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (10) : 685 - 689
[44] Automatic Model Generation for Gate-Level Circuit PDES with Reverse Computation
Gonsiorowski, Elsa
Lapre, Justin M.
Carothers, Christopher D.
ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2017, 27 (02):
[45] XT-PRAGGMA: Crosstalk Pessimism Reduction Achieved with GPU Gate-level Simulations and Machine Learning
Chhabria, Vidya A.
Keller, Ben
Zhang, Yanqing
Vollala, Sandeep
Pratty, Sreedhar
Ren, Haoxing
Khailany, Brucek
MLCAD '22: PROCEEDINGS OF THE 2022 ACM/IEEE 4TH WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD), 2022, : 63 - 69
[46] A novel gate-level NBTI delay degradation model with stacking effect
Luo, Hong
Wang, Yu
He, Ku
Luo, Rong
Yang, Huazhong
Xie, Yuan
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 160 - +
[47] Selective State Retention Power Gating Based on Gate-Level Analysis
Greenberg, Shlomo
Rabinowicz, Joseph
Tsechanski, Ron
Paperno, Eugene
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (04) : 1095 - 1104
[48] Dana universal dataflow analysis for gate-level netlist reverse engineering
Albartus N.
Hoffmann M.
Temme S.
Azriel L.
Paar C.
2020, Ruhr-University of Bochum (2020): : 309 - 336
[49] Aging-Aware Gate-Level Modeling for Circuit Reliability Analysis
Zhang, Zuodong
Wang, Runsheng
Shen, Xuguang
Wu, Dehuang
Zhang, Jiayang
Zhang, Zhe
Wang, Joddy
Huang, Ru
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4201 - 4207
[50] Fast Gate-level Simulation and Power Analysis For High Performance Microprocessor
Zhang, Yiwei
Zhang, Ge
ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1155 - +

← 1 2 3 4 5 →