共 50 条
- [1] Ultra-Low Power Subthreshold Flip-Flop Design [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
- [2] Ultra-Low Power NAND Based Multiplexer And Flip-Flop [J]. 2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
- [4] Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1393 - 1400
- [6] An ultra low-power output feedback flip-flop [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 341 - 344
- [8] Design of a low-power quaternary flip-flop based on dynamic differential logic [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1591 - 1597
- [9] Design and Analysis of New Ultra Low Power CMOS Based Flip-Flop Approaches [J]. DISTRIBUTED COMPUTING AND OPTIMIZATION TECHNIQUES, ICDCOT 2021, 2022, 903 : 295 - 302
- [10] Low Power PVT robust area efficient pulse triggered Flip-Flop Design [J]. 2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 3016 - 3021