Robust ultra-low power subthreshold logic flip-flop design for reconfigurable architecture

被引:0
|
作者
Chavan, Ameet [1 ]
Dukle, Gaurav [1 ]
Graniello, Ben [2 ]
MacDonald, Eric [1 ]
机构
[1] Univ Texas, El Paso, TX 79968 USA
[2] Intel Corp, Chandler, AZ USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Low power consumption and radiation hardness are generally competing requirements for space electronics as well as many Earth-bound high reliability applications. Fault tolerance typically requires redundancy and reconfigurability to ensure correct functional operation in the presence of errors. However, this runs contrary to the requirement for reduced power consumption in many battery-powered applications. Recently, subthreshold logic has emerged as a technology that delivers the theoretical minimum energy per computation by running at ultra-low voltages. For many applications, the resulting performance degradation is tolerable due the dramatic increase in energy efficiency. Beyond the concerns with performance, an additional challenge is related to radiation hardness and noise immunity. The marriage of subthreshold logic and reconfigurahle, high-reliability electronics is inevitable, yet there has been to date no investigation of the effects of radiation on circuits that operate at such low voltages. This paper provides a comprehensive comparison of a variety of flip-flop designs at subthreshold levels.
引用
收藏
页码:142 / +
页数:2
相关论文
共 50 条
  • [1] Ultra-Low Power Subthreshold Flip-Flop Design
    Fisher, Sagi
    Teman, Adam
    Vaysman, Dmitry
    Gertsman, Alexander
    Yadid-Pecht, Orly
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
  • [2] Ultra-Low Power NAND Based Multiplexer And Flip-Flop
    Varun, Ishan
    Gupta, Tarun Kumar
    [J]. 2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [3] Robust subthreshold logic for ultra-low power operation
    Soeleman, H
    Roy, K
    Paul, BC
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) : 90 - 99
  • [4] Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications
    Sudheer, A.
    Ravindran, Ajith
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1393 - 1400
  • [5] Ultra-Low Power Pulse-Triggered CNTFET-Based Flip-Flop
    Karimi, Ahmad
    Rezai, Abdalhossein
    Hajhasheinkhani, Mohammad Mahdi
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 756 - 761
  • [6] An ultra low-power output feedback flip-flop
    Phyu, MW
    Goh, WL
    Yeo, KS
    [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 341 - 344
  • [7] Low Power Flip-Flop Design Using Tri-State Inverter Logic
    Indira, P.
    Kamaraju, M.
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (01) : 19 - 26
  • [8] Design of a low-power quaternary flip-flop based on dynamic differential logic
    Mochizuki, Akira
    Shirahama, Hirokatsu
    Hanyu, Takahiro
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11): : 1591 - 1597
  • [9] Design and Analysis of New Ultra Low Power CMOS Based Flip-Flop Approaches
    Jangam, Naga Raju
    Guthikinda, Likhitha
    Ramesh, G. P.
    [J]. DISTRIBUTED COMPUTING AND OPTIMIZATION TECHNIQUES, ICDCOT 2021, 2022, 903 : 295 - 302
  • [10] Low Power PVT robust area efficient pulse triggered Flip-Flop Design
    Indira, P.
    Kamaraju, M.
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 3016 - 3021