共 50 条
- [1] Design of CMOS based D Flip-Flop with Different Low Power Techniques [J]. 2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 834 - 839
- [2] Ultra-Low Power Subthreshold Flip-Flop Design [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1573 - 1576
- [3] A New CMOS Ultra Low Power Flip-Flop Circuit with a Minimization of Internal Node Transitions [J]. 2022 37TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2022), 2022, : 505 - 506
- [5] Ultra-Low Power NAND Based Multiplexer And Flip-Flop [J]. 2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
- [6] Design of a fully-static differential low-power CMOS flip-flop [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 331 - 333
- [7] An ultra low-power output feedback flip-flop [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 341 - 344
- [8] A new low power high performance flip-flop [J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 723 - +
- [9] A Low-Power CMOS Flip-Flop for High Performance Processors [J]. TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,