A Current-Mode Flash ADC for Low-Power Continuous-Time Sigma Delta Modulators

被引：0

作者：

Park, Chang-Joon ^{[1
]}

Geddada, Hemasundar Mohan ^{[1
]}

Karsilayan, Aydin Ilker ^{[1
]}

Silva-Martinez, Jose ^{[1
]}

Onabajo, Marvin ^{[2
]}

机构：

[1] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA

[2] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA

来源：

2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2013年

关键词：

CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A current-mode flash analog-to-digital converter (ADC) with current summing stage was designed and evaluated. The topology is intended for low-power feed-forward continuous-time sigma delta (CTSD) modulators and was fabricated in a commercial 90nm CMOS technology. A 3-bit prototype has an effective number of bits (ENOB) of 2.87 bits at 2GS/s with 12MHz full-range input power. The static DNL and INL errors are both in the range of 0.24 LSB. The ADC achieves an SNDR of 15dB with a 1GHz input signal and an SNDR above 19dB for input signals below 300MHz. A major advantage of this architecture is its voltage scalability as well as the reduced input capacitance. The proposed ADC core dissipates 3.1mW power from a 1.2V supply while operating at 2GHz.

引用

页码：141 / 144

页数：4

共 50 条

[11] Compact low-power implementation for continuous-time ΣΔ modulators
Lopez-Morillo, E.
Munoz, F.
Torralba, A.
Marquez, F.
Rebollo, I.
Garcia-Oya, J. R.
INTEGRATION-THE VLSI JOURNAL, 2013, 46 (04) : 441 - 448
[12] A Low Power Second Order Current Mode Continuous Time Sigma Delta ADC with 98 dB SNDR
Parsnejad, Sina
Akcakaya, Melih
Dundar, Gunhan
2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
[13] Low power current-mode algorithmic ADC in half flash (BCD)
Chuenarom, S.
Maitreechit, S.
Roengruen, P.
Tipsuwarnpron, V.
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 175 - +
[14] On low power design of feedforward continuous-time sigma delta modulators with excess loop delay
Yuan, Xiaolong
Tan, Nianxiong
Signell, Svante
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1882 - +
[15] A Novel Low Power Hybrid Loop Filter for Continuous-Time Sigma-Delta Modulators
Zanbaghi, Ramin
Fiez, Terri S.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 3114 - 3117
[16] A CONTINUOUS-TIME CURRENT-MODE INTEGRATOR
LEE, SS
ZELE, RH
ALLSTOT, DJ
LIANG, G
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1991, 38 (10): : 1236 - 1238
[17] A Continuous-Time Zoom ADC for Low-Power Audio Applications
Gonen, Burak
Karmakar, Shoubhik
van Veldhoven, Robert
Makinwa, Kofi A. A.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (04) : 1023 - 1031
[18] Approaches to simulating continuous-time delta sigma modulators
Cherry, JA
Snelgrove, WM
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 587 - 590
[19] The nonidealities of multibit continuous-time sigma delta modulators
Samid, L
Manoli, N
ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 790 - 793
[20] Chopping in Continuous-Time Sigma-Delta Modulators
Jiang, Hui
Gonen, Burak
Makinwa, Kofi A. A.
Nihitanov, Stoyan
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2599 - 2602

← 1 2 3 4 5 →