The Z-domain method for analysis and design of high order digital phase-locked loops

被引：0
|
作者：
Azzam, BF [1 ]
机构：
[1] LNR TrexCom, Hauppauge, NY USA
来源：
MICROWAVE JOURNAL | 2000年 / 43卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：110 / +
页数：6
相关论文
共 50 条
  • [1] A z-domain model and analysis of phase-domain all-digital phase-locked loops
    Mendel, Stefan
    Vogel, Christian
    [J]. 2007 NORCHIP, 2007, : 18 - +
  • [2] Z-domain modeling methodology for homodyne digital optical phase-locked loop
    Chen, Xin
    Liu, Xiaoyu
    Zhang, Ying
    Shan, Yongxin
    Hu, Qiang
    Li, Jun
    Lan, Shiqi
    [J]. IEICE ELECTRONICS EXPRESS, 2021, 18 (10):
  • [3] Z-domain model procedure for heterodyne digital optical phase-locked loop
    Chen, Xin
    Liu, Xiaoyu
    Shan, Yongxin
    Zhang, Ying
    Hu, Qiang
    Li, Jun
    Zhou, Yuan
    Lan, Shiqi
    [J]. OPTIK, 2021, 241
  • [4] An effective approach for parameter determination of the digital phase-locked loop in the z-domain
    Li, Yunhua
    Tian, Bin
    Yi, Kechu
    Yu, Quan
    [J]. DIGITAL SIGNAL PROCESSING, 2016, 54 : 87 - 94
  • [5] Performance Analysis of Fractional-Order Digital Phase-Locked Loops
    El-Khazali, R.
    Tawalbeh, N.
    Al-Khatib, O.
    AbuShawish, I.
    [J]. 2014 INTERNATIONAL CONFERENCE ON FRACTIONAL DIFFERENTIATION AND ITS APPLICATIONS (ICFDA), 2014,
  • [6] A Novel Design Method for Phase-Locked Loops of any Order and Type
    Carlosena, Alfonso
    Manuel-Lazaro, Antonio
    [J]. IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 569 - +
  • [7] DIGITAL PHASE-LOCKED LOOPS
    不详
    [J]. HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
  • [8] Digital Phase-Locked Loops
    Levantino, Salvatore
    [J]. 2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [9] A Systematic Approach to Design High-Order Phase-Locked Loops
    Golestan, Saeed
    Freijedo, Francisco D.
    Guerrero, Josep M.
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (06) : 2885 - 2890
  • [10] DESIGN OF TYPE 2 DIGITAL PHASE-LOCKED LOOPS
    ATKINSON, P
    ALLEN, AJ
    [J]. RADIO AND ELECTRONIC ENGINEER, 1975, 45 (11): : 657 - 666
12345