The Z-domain method for analysis and design of high order digital phase-locked loops

被引：0
|
作者：
Azzam, BF [1 ]
机构：
[1] LNR TrexCom, Hauppauge, NY USA
来源：
MICROWAVE JOURNAL | 2000年 / 43卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：110 / +
页数：6
相关论文
共 50 条
  • [41] A Novel Calibration Method for Phase-Locked Loops
    Marco Cassia
    Peter Shah
    Erik Bruun
    [J]. Analog Integrated Circuits and Signal Processing, 2005, 42 : 77 - 84
  • [42] A novel calibration method for phase-locked loops
    Cassia, M
    Shah, P
    Bruun, E
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (01) : 77 - 84
  • [43] METHOD OPTIMIZES PERFORMANCE OF PHASE-LOCKED LOOPS
    HODISAN, A
    [J]. MICROWAVES & RF, 1994, 33 (09) : 87 - &
  • [44] A Novel Calibration Method for Phase-Locked Loops
    Marco Cassia
    Peter Shah
    Erik Bruun
    [J]. Analog Integrated Circuits and Signal Processing, 2004, 42 (1) : 77 - 84
  • [45] DIGITAL PHASE-LOCKED LOOPS FOR VIDEO SIGNAL RECEPTION
    ZHODZISHSKY, MI
    [J]. RADIOTEKHNIKA I ELEKTRONIKA, 1978, 23 (12): : 2525 - 2533
  • [46] Phase-jitter dynamics of digital phase-locked loops
    Teplinsky, A
    Feely, O
    Rogers, A
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05): : 545 - 558
  • [47] NONLINEAR DYNAMICS OF DIGITAL PHASE-LOCKED LOOPS WITH DELAY
    VIEIRA, MD
    LICHTENBERG, AJ
    LIEBERMAN, MA
    [J]. INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1994, 4 (03): : 715 - 726
  • [48] A MODEL FOR DIGITAL PHASE-LOCKED LOOPS AT LOW SNR
    BENTAYEB, S
    MARAL, G
    [J]. ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1986, 41 (3-4): : 133 - 146
  • [49] QUASI-OPTIMUM DIGITAL PHASE-LOCKED LOOPS
    POLK, DR
    GUPTA, SC
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1973, CO21 (01) : 75 - 82
  • [50] CIRCUMVENTING BCD ADDITION IN DIGITAL PHASE-LOCKED LOOPS
    MARTIN, L
    [J]. ELECTRONICS, 1972, 45 (11): : 100 - &
12345