An effective approach for parameter determination of the digital phase-locked loop in the z-domain

被引:3
|
作者
Li, Yunhua [1 ,2 ]
Tian, Bin [1 ,2 ]
Yi, Kechu [1 ]
Yu, Quan [1 ,3 ]
机构
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China
[2] Xidian Univ, Collaborat Innovat Ctr Informat Sensing & Under, Xian 710071, Peoples R China
[3] Inst Chinese Elect Equipment Syst Engn Corp, Beijing 100141, Peoples R China
关键词
Digital phase-locked loop (DPLL); Loop parameters; Carrier phase recovery; z-Domain; Bilinear transformation algorithm; CARRIER RECOVERY LOOP; TRACKING; DESIGN; TIME; MODULATION; ESTIMATOR; RECEIVERS; STABILITY; SEQUENCE; DETECTOR;
D O I
10.1016/j.dsp.2016.04.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In digital communication systems, typical methodologies in determining loop parameters of the digital phase-locked loop (DPLL) are based on the mapping transformation from the analog domain to the digital domain. However, such transform based algorithms are relatively complicated and not straightforward, and they also cause the problem that loop parameters are affected by the pre-detection integration time greatly. To solve these issues, an effective direct method of determining loop parameters of the second-order DPLL in the z-domain is proposed in this paper. Through ascertaining specific positions of the closed-loop system function's poles inside the right-hand side of the z-plane's unit circle, unknown parameters are calculated directly and flexibly in this method, which enables the DPLL to acquire good low-pass filtering characteristic and system stability. This novel method not only reduces the complexity of solving the parameters, but also eliminates the effect of the pre-detection integration time on loop parameters. Simulation results are provided to confirm the feasibility of the proposed method and to show that the DPLL obtained by this method achieves the similar tracking performance to the discretized PLL. (C) 2016 Elsevier Inc. All rights reserved.
引用
收藏
页码:87 / 94
页数:8
相关论文
共 50 条
  • [1] Z-domain modeling methodology for homodyne digital optical phase-locked loop
    Chen, Xin
    Liu, Xiaoyu
    Zhang, Ying
    Shan, Yongxin
    Hu, Qiang
    Li, Jun
    Lan, Shiqi
    [J]. IEICE ELECTRONICS EXPRESS, 2021, 18 (10):
  • [2] Z-domain model procedure for heterodyne digital optical phase-locked loop
    Chen, Xin
    Liu, Xiaoyu
    Shan, Yongxin
    Zhang, Ying
    Hu, Qiang
    Li, Jun
    Zhou, Yuan
    Lan, Shiqi
    [J]. OPTIK, 2021, 241
  • [3] A z-domain model and analysis of phase-domain all-digital phase-locked loops
    Mendel, Stefan
    Vogel, Christian
    [J]. 2007 NORCHIP, 2007, : 18 - +
  • [4] The Z-domain method for analysis and design of high order digital phase-locked loops
    Azzam, BF
    [J]. MICROWAVE JOURNAL, 2000, 43 (03) : 110 - +
  • [5] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    [J]. FREQUENZ, 1979, 33 (02) : 51 - 57
  • [6] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    [J]. IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [7] Phase-domain all-digital phase-locked loop
    Staszewski, RB
    Balsara, PT
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) : 159 - 163
  • [8] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
    MAKSAKOV, VP
    [J]. RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
  • [9] DIGITAL PHASE-LOCKED LOOP MODELS
    BELYKH, VN
    [J]. RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
  • [10] A magnitude/phase-locked loop approach to parameter estimation of periodic signals
    Wu, BQ
    Bodson, M
    [J]. IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 2003, 48 (04) : 612 - 618