Data-fused method of fault diagnosis for analog circuits

被引：2

作者：

Tan, Yanghong ^{[2
]}

He, Yigang ^{[2
]}

Sun, Yichuang ^{[1
]}

Yang, Hui ^{[2
,3
]}

Liu, Meirong ^{[2
]}

机构：

[1] Univ Hertfordshire, Sch Elect Commun & Elect Engn, Hatfield AL10 9AB, Herts, England

[2] Hunan Univ, Coll Elect & Informat Engn, Changsha 410082, Hunan, Peoples R China

[3] China Elect Prod Reliabil & Environm Testing Res, Guangzhou, Guangdong, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2009年 / 61卷 / 01期

基金：

中国国家自然科学基金;

关键词：

Analog circuits; Fault diagnosis; Current test; Data fusion; Wavelets; NEURAL-NETWORK APPROACH;

D O I：

10.1007/s10470-008-9266-6

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A data-fused fault diagnosis method based on wavelet packet decomposition of voltages of test nodes and current signals of the terminals stimulated is proposed in the paper. For the faults difficult to detect merely from voltages of test nodes, the current signals of the terminals which contain sufficient information with various faults are fused with the sampled node voltages of the circuit stimulated by the sources selected according to the principles proposed to make up for the insufficiency of the node voltages. This results in the maximization of feature vectors, more accurate classification of the faults and correct identification of the fuzzy sets of faults. © 2008 Springer Science+Business Media, LLC.

引用

页码：87 / 92

页数：6

共 50 条

[31] Parameter Fault Diagnosis on Analog Circuits with Tolerance
Dong Haidi
He Bing
Liu Gang
He Huafeng
Zheng Jianfei
Li Hongzeng
[J]. 2017 29TH CHINESE CONTROL AND DECISION CONFERENCE (CCDC), 2017, : 4131 - 4134
[32] Hierarchical fault diagnosis of analog integrated circuits
Chung Kin Ho
Shepherd, P.R.
Eberhardt, F.
Tenten, W.
[J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48 (08): : 921 - 929
[33] Robust Fault Diagnosis of Analog Circuits with Tolerances
Ying Deng1
[J]. 湖南大学学报(自然科学版), 2000, (S2) : 133 - 138
[34] Soft fault test and diagnosis for analog circuits
Wang, P
Yang, SY
[J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2188 - 2191
[35] Hierarchical fault diagnosis of analog integrated circuits
Ho, CK
Shepherd, PR
Eberhardt, F
Tenten, W
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2001, 48 (08) : 921 - 929
[36] MULTIPLE-FAULT DIAGNOSIS IN ANALOG CIRCUITS
ROYTMAN, LM
SWAMY, MNS
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1981, 50 (04) : 289 - 297
[37] Fault modeling and diagnosis for nanometric analog circuits
Huang, Ke
Stratigopoulos, Haralampos-G.
Mir, Salvador
[J]. 2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
[38] Analog Circuits Fault Diagnosis based on μSVMs
Yang Zhiming
Peng Yu
Peng Xiyuan
[J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 212 - 216
[39] Polynomial fault diagnosis of linear analog circuits
Garczarczyk, Zygmunt A.
[J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 842 - 845
[40] A Dictionary Approach to Fault Diagnosis of Analog Circuits
Marin, Constantin Viorel
Constantinescu, Florin
Nitescu, Miruna
[J]. IEEE AFRICON 2011, 2011,

← 1 2 3 4 5 →