Demonstration of Low Cost TSV Fabrication in Thick Silicon Wafers

被引：0

作者：

Vick, E. ^{[1
]}

Temple, D. S. ^{[1
]}

Anderson, R. ^{[1
]}

Lannon, J. ^{[1
]}

Li, C. ^{[2
]}

Peterson, K. ^{[2
]}

Skidmore, G. ^{[2
]}

Han, C. J. ^{[2
]}

机构：

[1] RTI Int, Res Triangle Pk, NC 27709 USA

[2] DRS RSTA Inc, Dallas, TX USA

来源：

2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Low cost wafer-level chip-scale vacuum packaging (WLCSVP) imposes unique constraints on potential implementation of through-silicon vias (TSVs). A WLCSVP requires a relatively thick substrate to prevent mechanical failure. Two approaches for integrating TSVs in thick silicon wafers have been successfully demonstrated. Both approaches enable TSV formation from the backside of a device wafer and are compatible with the requirements of subsequent packaging operations. We achieved low contact resistance between TSVs and frontside Ti/Cu and Al metallization, while demonstrating high isolation resistance and high TSV yield.

引用

页码：1641 / 1647

页数：7

共 50 条

[21] Monolithic Fabrication of Silicon Nanowires Bridging Thick Silicon Structures
Tasdemir, Zuhal
Peric, Oliver
Sacchetto, Davide
Fantner, Georg Ernest
Leblebici, Yusuf
Alaca, B. Erdem
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (06) : 1299 - 1302
[22] Fabrication of low cost microwave circuits and structures using an advanced thick film technology
Barnwell, P
Wood, J
2ND 1998 IEMT/IMC SYMPOSIUM, 1998, : 327 - 332
[23] DIELECTRIC ISOLATION BY GROWTH OF THICK SILICON FILMS ON OXIDIZED SI WAFERS
CELLER, GK
TRIMBLE, LE
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (03) : C114 - C114
[24] Fabrication, Characterization, and Simulation of a Low-Cost TSV Integration Without Front-Side CMP Process
Guan, Yong
Zhu, Yunhui
Ma, Shenglin
Zeng, Qinghua
Chen, Jing
Jin, Yufeng
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2016, 29 (02) : 70 - 78
[25] Fabrication of thick silicon nitride blocks embedded in low-resistivity silicon substrates for radio frequency applications
Fernández, LJ
Berenschot, E
Wiegerink, RJ
Flokstra, J
Jansen, HV
Elwenspoek, M
JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2006, 16 (04) : 862 - 868
[26] Low-loss α-tantalum coplanar waveguide resonators on silicon wafers: fabrication, characterization and surface modification
Lozano, D. P.
Mongillo, M.
Piao, X.
Couet, S.
Wan, D.
Canvel, Y.
Vadiraj, A. M.
Ivanov, Ts
Verjauw, J.
Acharya, R.
Van Damme, J.
Mohiyaddin, F. A.
Jussot, J.
Gowda, P. P.
Pacco, A.
Raes, B.
van de Vondel, J.
Radu, I. P.
Govoreanu, B.
Swerts, J.
Potocnik, A.
De Greve, K.
MATERIALS FOR QUANTUM TECHNOLOGY, 2024, 4 (02):
[27] Fabrication of short and thin silicon cantilevers for AFM with SOI wafers
Yu, QK
Qin, GT
Darne, C
Cai, CZ
Wosik, W
Pei, SS
SENSORS AND ACTUATORS A-PHYSICAL, 2006, 126 (02) : 369 - 374
[28] Fabrication of nanoabrasive grinding wheels and their application to grinding silicon wafers
Kim, T. W.
Hyun, S. H.
Kim, J.
Lee, J. H.
Lee, H. W.
SCIENCE OF ENGINEERING CERAMICS III, 2006, 317-318 : 373 - 376
[29] Low temperature nafion bonding of silicon wafers
Ilic, B
Neuzil, P
Stanczyk, T
Czaplewski, D
Maclay, GJ
ELECTROCHEMICAL AND SOLID STATE LETTERS, 1999, 2 (02) : 86 - 87
[30] Radiation thermometry of silicon wafers in a diffusion furnace for fabrication of LSI
Watanabe, Tomoji, 1600, (04):

← 1 2 3 4 5 →