The Implementation methods of High Speed FIR Filter on FPGA

被引：0
|
作者：
Li, Ying [1 ]
Peng, Chungan [1 ]
Yu, Dunshan [1 ]
Zhang, Xing [1 ]
机构：
[1] Peking Univ, Key Lab Microelect Devices & Circuits, Inst Microelect, Beijing 100871, Peoples R China
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper implements a sixteen-order high-speed Finite Impose Response (FIR) filter with four different popular methods: Conventional multiplications and additions; Full custom Distributed Arithmetic (DA) scheme; Add-and-Shift method with advanced calculation schedule. Each scheme is analyzed in detail including implementing process and advantages and/or drawbacks in order to present a practical reference. All of these implementations are aimed to implement on Xilinx Spartan 3 devices and we also compare our results with an industry result produced by Xilinx CoregenTM also using Distributed Arithmetic. The premium add-and-shift method observes up to 80% reduction in total occupied slices and 63.3% versus the largest conventional parallel multiplication implementation.
引用
收藏
页码：2208 / 2211
页数：4
相关论文
共 50 条
  • [41] Design and FPGA implementation of high-speed square-root-raised-cosine FIR filters
    Zhang, WL
    Pan, CY
    Guo, XB
    Yang, ZX
    PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 232 - 235
  • [42] High speed IIR filter for XILINX FPGA
    Landry, R
    Calmettes, V
    Robin, E
    1998 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, 1999, : 46 - 49
  • [43] High speed FIR adaptive filter for Radar applications
    Lavanya, M.
    Kalaiselvi, A.
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2016, : 2118 - 2122
  • [44] Implementation of A Short Word Length Ternary FIR Filter in both FPGA and ASIC
    Thanh Chi Pham
    Bach Xuan Hoang
    Quang Tri Chiem
    Linh Duc Tran
    Anh-Vu Ho
    PROCEEDINGS OF 2018 2ND INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2018), 2018, : 45 - 50
  • [45] High performance IIR filter implementation on FPGA
    Debarshi Datta
    Himadri Sekhar Dutta
    Journal of Electrical Systems and Information Technology, 8 (1)
  • [46] Comparing FPGA-Based Adders and Application to the Implementation of a Digital FIR Filter
    Woelfle, Justin
    Chabini, Noureddine
    Beguenane, Rachid
    2023 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, CCECE, 2023,
  • [47] A HIGH-SPEED FIR FILTER DESIGNED BY COMPILER
    HARTLEY, R
    CORBETT, P
    JACOB, P
    KARR, S
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 587 - 590
  • [48] FPGA IMPLEMENTATION OF EFFICIENT FIR FILTER WITH QUANTIZED FIXED-POINT COEFFICIENTS
    Bhalke, Santosh
    Manjula, B. M.
    Sharma, Chirag
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013), 2013,
  • [49] Real-Time FPGA Implementation of FIR Filter Using OpenCL Design
    Iman Firmansyah
    Yoshiki Yamaguchi
    Journal of Signal Processing Systems, 2022, 94 : 117 - 129
  • [50] The Design of FIR Filter Base on Improved DA Algorithm and its FPGA Implementation
    Xiao, Shunwen
    Chen, Yajun
    Luo, Peng
    2010 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND AUTOMATION ENGINEERING (ICCAE 2010), VOL 2, 2010, : 589 - 591
12345