A Family of Modular Area- and Energy-Efficient QRD-Accelerator Architectures

被引：0
|
作者：
Vishnoi, Upasna [1 ]
Noll, Tobias G. [1 ]
机构：
[1] Rhein Westfal TH Aachen, Chair Elect Engn & Comp Syst, Aachen, Germany
来源：
INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC) | 2013年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
QR-decomposition accelerators are attractive SoC components for many applications with a wide range of specifications. A new family of highly area- and energy-efficient, modular two-way linear-array QRD architectures based on the Givens algorithm and CORDIC rotations is proposed. The template architecture allows for implementations of real-/complex-valued and integer/floating-point QRDs. An accurate algebraic cost model enables cross-level optimization over architecture, micro-architecture and circuit level using a rich set of parameters. Quantitative results for exemplary applications are presented for implementations in 40-nm CMOS, proving the significant improvement of efficiency.
引用
收藏
页数：8
相关论文
共 50 条
  • [21] A Database Accelerator for Energy-Efficient Query Processing and Optimization
    Haas, Sebastian
    Arnold, Oliver
    Scholze, Stefan
    Hoeppner, Sebastian
    Ellguth, Georg
    Dixius, Andreas
    Ungethuem, Annett
    Mier, Eric
    Noethen, Benedikt
    Matus, Emil
    Schiefer, Stefan
    Cederstroem, Love
    Pilz, Fabian
    Mayr, Christian
    Schueffny, Rene
    Lehner, Wolfgang
    Fettweis, Gerhard P.
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [22] An Energy-Efficient Deep Neural Network Accelerator Design
    Jung, Jueun
    Lee, Kyuho Jason
    2020 54TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2020, : 272 - 276
  • [23] An Asynchronous Energy-Efficient CNN Accelerator with Reconfigurable Architecture
    Chen, Weijia
    Wu, Hui
    Wei, Shaojun
    He, Anping
    Chen, Hong
    2018 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC): PROCEEDINGS OF TECHNICAL PAPERS, 2018, : 51 - 54
  • [24] BETA: Binarized Energy-Efficient Transformer Accelerator at the Edge
    Ji, Yuhao
    Fang, Chao
    Wang, Zhongfeng
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [25] An Energy-Efficient Patchable Accelerator and Its Design Methods
    Yoshida, Hiroaki
    Wakizaka, Masayuki
    Yamashita, Shigeru
    Fujita, Masahiro
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (12) : 2507 - 2517
  • [26] Data Flow Transformation for Energy-Efficient Implementation of Givens Rotation-Based QRD
    Sharma, Namita
    Panda, Preeti Ranjan
    Catthoor, Francky
    Li, Min
    Agrawal, Prashant
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (01)
  • [27] Energy-Efficient Hardware Architectures for Fast Polar Decoders
    Ercan, Furkan
    Tonnellier, Thibaud
    Gross, Warren J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (01) : 322 - 335
  • [28] Algorithmic advances in parallel architectures and energy-efficient computing
    Wyrzykowski, Roman
    Szymanski, Boleslaw K.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (19):
  • [29] Cooptimization of Emerging Devices and Architectures for Energy-Efficient Computing
    Chen, An
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 136 - 139
  • [30] Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications
    Giterman, Robert
    Atias, Lior
    Teman, Adam
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (02) : 502 - 509
12345