Dynamic element matching techniques for delta-sigma ADCS with large internal quantizers

被引:0
|
作者
Nordick, B [1 ]
Petrie, C [1 ]
Cheng, YJ [1 ]
机构
[1] Brigham Young Univ, Analog & Mixed Signal Circuits Lab, Provo, UT 84602 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Increasing the quantizer resolution in a delta-sigma modulator can increase SNR, improve stability and reduce integrator power consumption. However, each added bit of quantizer resolution causes an exponential increase in the power dissipation, required area and complexity of the dynamic element matching (DEM) circuit required to attenuate DAC mismatch errors. This paper discusses the prospect of using a segmented feedback path with coarse and fine signals to reduce DEM complexity for modulators with large internal quantizers. Consequences of segmentation are presented, along with two potential solutions: one that uses calibration to cancel mismatch between coarse and fine DACs, and another that frequency-shapes this mismatch error. Analysis and behavioral simulation results are presented.
引用
收藏
页码:653 / 656
页数:4
相关论文
共 50 条
  • [41] Delta-sigma ADCs in a nutshell, part 3: the digital/decimator filter
    Baker, Bonnie
    EDN, 2008, 53 (04) : 24 - 24
  • [42] Behavioral modeling of opamp gain and dynamic effects for power optimization of delta-sigma modulators and pipelined ADCs
    Hamoui, Anas A.
    Alhajj, T.
    Taherzadeh-Sani, M.
    ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 330 - 333
  • [43] MULTIBIT SIGMA-DELTA A/D CONVERTER INCORPORATING A NOVEL CLASS OF DYNAMIC ELEMENT MATCHING TECHNIQUES
    LEUNG, BH
    SUTARJA, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (01): : 35 - 51
  • [44] SMASH-MASH Delta-Sigma Modulator using Noise-Shaping Quantizers
    Han, Changsok
    Kim, Taewook
    Maghari, Nima
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
  • [45] Low-Power Switched-Capacitor Integrator for Delta-Sigma ADCs
    Wang, Tao
    Temes, Gabor C.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 493 - 496
  • [46] Design Strategies and Architectures for Ultra-Low-Voltage Delta-Sigma ADCs
    Benvenuti, Lorenzo
    Catania, Alessandro
    Manfredini, Giuseppe
    Ria, Andrea
    Piotto, Massimo
    Bruschi, Paolo
    ELECTRONICS, 2021, 10 (10)
  • [47] Delta-sigma ADCs in a nutshell, part 4: noise versus data rate
    Baker, Bonnie
    EDN, 2008, 53 (06) : 30 - 30
  • [48] Wideband Continuous-Time Multi-Bit Delta-Sigma ADCs
    Silva-Martinez, J.
    Lu, C-Y
    Onabajo, M.
    Silva-Rivas, F.
    Dhanasekaran, V.
    Gambhir, M.
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 203 - 226
  • [49] Delta-sigma ADCs in a nutshell, part 4: Noise versus data rate
    Texas Instruments
    EDN, 2008, 6 (30)
  • [50] Double-Sampled Wideband Delta-Sigma ADCs with Shifted Loop Delays
    Meng, Xin
    He, Tao
    Zhang, Yi
    Temes, Gabor C.
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 1045 - 1048