Dynamic element matching techniques for delta-sigma ADCS with large internal quantizers

被引:0
|
作者
Nordick, B [1 ]
Petrie, C [1 ]
Cheng, YJ [1 ]
机构
[1] Brigham Young Univ, Analog & Mixed Signal Circuits Lab, Provo, UT 84602 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Increasing the quantizer resolution in a delta-sigma modulator can increase SNR, improve stability and reduce integrator power consumption. However, each added bit of quantizer resolution causes an exponential increase in the power dissipation, required area and complexity of the dynamic element matching (DEM) circuit required to attenuate DAC mismatch errors. This paper discusses the prospect of using a segmented feedback path with coarse and fine signals to reduce DEM complexity for modulators with large internal quantizers. Consequences of segmentation are presented, along with two potential solutions: one that uses calibration to cancel mismatch between coarse and fine DACs, and another that frequency-shapes this mismatch error. Analysis and behavioral simulation results are presented.
引用
收藏
页码:653 / 656
页数:4
相关论文
共 50 条
  • [21] Design Techniques for Discrete-Time Delta-Sigma ADCs with Extra Loop Delay
    Wang, Yan
    Temes, Gabor C.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2159 - 2162
  • [22] A novel delta-sigma modulator using resonant-tunneling quantizers
    Chibashi, M
    Eguchi, K
    Waho, T
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 533 - 536
  • [23] A theoretical study of the quantization noise in split delta-sigma ADCs
    Pamarti, Sudhakar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (05) : 1267 - 1278
  • [24] Power-On Digital Calibration Method for Delta-Sigma ADCs
    Cao, Jinzhou
    Meng, Xin
    Temes, Gabor C.
    Yu, Wenhuan
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2002 - 2005
  • [25] A metrological approach to the investigation of the quantization noise of delta-sigma ADCs
    V. I. Didenko
    A. V. Ivanov
    Measurement Techniques, 2009, 52 : 521 - 527
  • [26] A metrological approach to the investigation of the quantization noise of delta-sigma ADCs
    Didenko, V. I.
    Ivanov, A. V.
    MEASUREMENT TECHNIQUES, 2009, 52 (05) : 521 - 527
  • [27] DELTA-SIGMA ADCS GAIN PERFORMANCE HIGHS, ADD MULTIPLEXING
    GOODENOUGH, F
    ELECTRONIC DESIGN, 1995, 43 (16) : 55 - &
  • [28] Optimal design of delta-sigma ADCs by design space exploration
    Bajdechi, O
    Gielen, G
    Huijsing, JH
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 443 - 448
  • [29] Digital compensation of DAC mismatches in multibit delta-sigma ADCs
    Gagnon, G.
    MacEachern, L.
    ELECTRONICS LETTERS, 2008, 44 (12) : 721 - U102
  • [30] Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay
    Wang, Yan
    Hanumolu, Pavan Kumar
    Temes, Gabor C.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (07) : 1518 - 1530