Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems

被引:0
|
作者
Chen, Kun-Chih [1 ]
Lin, Shu-Yen [2 ]
Wu, An-Yeu [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] ITRI, Informat & Commun Res Labs, Hsinchu 31040, Taiwan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The three-dimensional Network-on-Chip (3D NoC) has been proposed to solve the complex on-chip communication issues. However, the thermal problems become more exacerbated because of the larger power density and the heterogeneous thermal conductance in different silicon layer of 3D NoC. To regulate the system temperature, the Dynamic Thermal Management (DTM) techniques will be triggered when the device is thermal-emergent. However, these kinds of reactive DTM schemes result in significant system performance degradation. In this paper, we propose a proactive DTM with vertical throttling (PDTM-VT) scheme, which is controlled by the distributed Thermal Management Unit (TMU) of each NoC node. Based on the expected temperature resulted from the proposed thermal prediction model, the TMU can early control the temperature of the thermal-emergent device. The experimental results show that the proposed thermal prediction model has less than 0.25% prediction error against actual temperature measurement within 50ms. Besides, the PDTM-VT can reduce 11.84%similar to 23.18% thermalemergent nodes and improve 0.47%similar to 47.90% network throughput.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems
    Chen, Kun-Chih
    Lin, Shu-Yen
    Wu, An-Yeu
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [2] Proactive Thermal-Budget-Based Beltway Routing Algorithm for Thermal-Aware 3D NoC Systems
    Kuo, Che-Chuan
    Chen, Kun-Chih
    Chang, En-Lui
    Wu, An-Yeu
    [J]. INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,
  • [3] On Runtime Communication and Thermal-Aware Application Mapping and Defragmentation in 3D NoC Systems
    Li, Bing
    Wang, Xiaohang
    Singh, Amit Kumar
    Mak, Terrence
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (12) : 2775 - 2789
  • [4] HRC: A 3D NoC Architecture with Genuine Support for Runtime Thermal-Aware Task Management
    Wang, Xiaohang
    Jiang, Yingtao
    Yang, Mei
    Li, Hong
    Mak, Terrence
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (10) : 1676 - 1688
  • [5] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [6] Thermal-aware task mapping for communication energy minimization on 3D NoC
    Shen, Lili
    Wu, Ning
    Yan, Gaizhen
    Ge, Fen
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
  • [7] Thermal-Aware Test Scheduling for NOC-Based 3D Integrated Circuits
    Xiang, Dong
    Liu, Gang
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 96 - 101
  • [8] Thermal-aware mapping and placement for 3-D NoC designs
    Addo-Quaye, C
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 25 - 28
  • [9] Temperature Tracking and Management With Number-Limited Thermal Sensors for Thermal-Aware NoC Systems
    Chen, Kun-Chih
    Tang, Hsueh-Wen
    Liao, Yuan-Hao
    Yang, Yueh-Chi
    [J]. IEEE SENSORS JOURNAL, 2020, 20 (21) : 13018 - 13028
  • [10] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78