HRC: A 3D NoC Architecture with Genuine Support for Runtime Thermal-Aware Task Management

被引:5
|
作者
Wang, Xiaohang [1 ]
Jiang, Yingtao [2 ]
Yang, Mei [2 ]
Li, Hong [1 ]
Mak, Terrence [3 ,4 ,5 ]
机构
[1] South China Univ Technol, Sch Software Engn, Guangzhou 510640, Guangdong, Peoples R China
[2] Univ Nevada, Dept Elect & Comp Engn, Reno, NV 89557 USA
[3] Univ Southampton, Sch Elect & Comp Sci, Southampton, Hants, England
[4] Shenzhen Inst Adv Technol, Shenzhen, Peoples R China
[5] Chinese Acad Sci, Guangzhou Inst Adv Technol, Guangzhou, Guangdong, Peoples R China
关键词
3D NoC; hierarchical topology; thermal-aware task migration; CHIP; NETWORKS; ROUTER;
D O I
10.1109/TC.2017.2698456
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In spite of escalating thermal challenges imposed by high power consumption, most reported 3D Network-on-chip (NoC) systems that adopt classic 3D cube (mesh) topology are unable to tackle the thermal management issues directly at the architectural level. Rather, to avoid chip being overheated, tasks running in a "hot" node have to be migrated to a "cooler" one, resulting in increased distance between communicating nodes and ultimately poor performance. In this paper, we propose a new 3D NoC architecture that genuinely supports runtime thermal-aware task management. Dubbed Hierarchical Ring Cluster (HRC), this new hierarchical 3D NoC architecture has three levels across its entire network hierarchy: 1) nodes are grouped as rings, 2) rings are then grouped into cubes, and 3) multiple cubes are connected to form the whole network. Routing in a HRC system is also performed in a hierarchical manner: Paths are set up within rings using low latency circuit switching, and data that need to cross the rings or cubes are routed following dimension-order routing supported by wormhole switching. In this organization, "hot" tasks that need to migrate can move along the rings without incurring increased communication distances. Our experimental results have confirmed that the proposed HRC architecture has a much lower network latency than other known 3D NoC architectures. When working with runtime thermal-aware task migration approaches, HRC can help reduce latency by as much as 80 percent compared to thermal-aware task migration approaches applied to 3D mesh NoC topologies.
引用
收藏
页码:1676 / 1688
页数:13
相关论文
共 50 条
  • [1] On Runtime Communication and Thermal-Aware Application Mapping and Defragmentation in 3D NoC Systems
    Li, Bing
    Wang, Xiaohang
    Singh, Amit Kumar
    Mak, Terrence
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2019, 30 (12) : 2775 - 2789
  • [2] Thermal-aware task mapping for communication energy minimization on 3D NoC
    Shen, Lili
    Wu, Ning
    Yan, Gaizhen
    Ge, Fen
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
  • [3] Thermal aware runtime management of 3D memory architecture
    Lokesh Siddhu
    Preeti Ranjan Panda
    [J]. CSI Transactions on ICT, 2017, 5 (2) : 129 - 134
  • [4] Thermal-Aware Task Scheduling for 3D Multicore Processors
    Zhou, Xiuyi
    Yang, Jun
    Xu, Yi
    Zhang, Youtao
    Zhao, Jianhua
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (01) : 60 - 71
  • [5] Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems
    Chen, Kun-Chih
    Lin, Shu-Yen
    Wu, An-Yeu
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [6] Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems
    Chen, Kun-Chih
    Lin, Shu-Yen
    Wu, An-Yeu
    [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [7] Thermal-Aware Task Allocation, Memory Mapping, and Task Scheduling for 3D Stacked Memory and Processor Architecture
    Cheng, Wei-Kai
    Hsu, Ting-Wei
    [J]. 2013 IEEE TENCON SPRING CONFERENCE, 2013, : 95 - 98
  • [8] Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements
    Chen, Kun-Chih
    Chao, Chih-Hao
    Wu, An-Yeu
    [J]. IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2015, 15 (04) : 45 - 69
  • [9] Thermal-Aware Test Scheduling for NOC-Based 3D Integrated Circuits
    Xiang, Dong
    Liu, Gang
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 96 - 101
  • [10] Thermal-aware mapping and placement for 3-D NoC designs
    Addo-Quaye, C
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 25 - 28