共 50 条
- [2] Thermal-aware task mapping for communication energy minimization on 3D NoC [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
- [5] Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [6] Design of Thermal Management Unit with Vertical Throttling Scheme for Proactive Thermal-aware 3D NoC Systems [J]. 2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
- [7] Thermal-Aware Task Allocation, Memory Mapping, and Task Scheduling for 3D Stacked Memory and Processor Architecture [J]. 2013 IEEE TENCON SPRING CONFERENCE, 2013, : 95 - 98
- [9] Thermal-Aware Test Scheduling for NOC-Based 3D Integrated Circuits [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 96 - 101
- [10] Thermal-aware mapping and placement for 3-D NoC designs [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 25 - 28