TSV Repairing for 3D ICs using Redundant TSV

被引:0
|
作者
Ghosh, Sudeep [1 ]
Roy, Surajit Kumar [2 ]
Rahaman, Hafizur [2 ]
Giri, Chandan [2 ]
机构
[1] Gurunanak Inst Technol, Dept Informat Technol, Kolkata 700114, India
[2] Indian Inst Engn Sci & Technol, Dept Informat Technol, Sibpur 711103, Howrah, India
关键词
redundant TSV; faulty TSV; MUX; dependency;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Three dimensional integrated circuit (3D IC) based on through-silicon-via (TSV) is gaining significant importance in semiconductor industry. During manufacturing process there may have some faulty TSVs. Recovery of these faulty TSVs is necessary for a reliable TSV based system. Use of redundant TSVs to recover faulty TSVs is an attractive solution for repairing faulty TSV. Proper grouping of functional and redundant TSVs and efficient techniques of signal shifting through redundant TSVs can improve the recovery rate of faulty TSVs. In this paper, we propose a methodology to make connection between functional TSVs and redundant TSVs for re-route the signal using multiplexers (MUXs) in such a way that required number of MUXs will be minimum and dependency will be maximum.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] A cost-effective repair scheme for clustered TSV defects in 3D ICs
    Maity, Dilip Kumar
    Roy, Surajit Kumar
    Giri, Chandan
    MICROELECTRONICS RELIABILITY, 2022, 129
  • [42] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC
    Kim, Dayoung
    Kim, Joohee
    Cho, Jonghyun
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
  • [43] Scan Test of Die Logic in 3-D ICs Using TSV Probing
    Noia, Brandon
    Panth, Shreepad
    Chakrabarty, Krishnendu
    Lim, Sung Kyu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (02) : 317 - 330
  • [44] High-Performance TSV Architecture for 3-D ICs
    Daneshtalab, Masoud
    Ebrahimi, Masoumeh
    Liljeberg, Pasi
    Plosila, Juha
    Tenhunen, Hannu
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 467 - 468
  • [45] Multi-Bit CNT TSV for 3-D ICs
    Vaisband, Boris
    Maurice, Ange
    Tan, Chong Wei
    Tay, Beng Kang
    Friedman, Eby G.
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [46] Power Delivery Network Design for Wiring and TSV Resource Minimization in TSV-Based 3-D ICs
    Wei, Shu-Han
    Lee, Yu-Min
    Ho, Chia-Tung
    Sun, Chih-Ting
    Cheng, Liang-Chia
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [47] Compact Lumped Element Model for TSV in 3D-ICs
    Salah, Khaled
    El Rouby, Alaa
    Ragai, Hani
    Amin, Karim
    Ismail, Yehea
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2321 - 2324
  • [48] A geometric approach to chip-scale TSV shield placement for the reduction of TSV coupling in 3D-ICs
    Serafy, Caleb
    Shi, Bing
    Srivastava, Ankur
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (03) : 307 - 317
  • [49] Analytical Modeling and Numerical Simulations of Temperature Field in TSV-based 3D ICs
    Shiyanovskii, Yuriy
    Papachristou, Chris
    Wu, Cheng-Wen
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 24 - 29
  • [50] Compact model to efficiently characterize TSV-to-transistor noise coupling in 3D ICs
    Wang, Hailang
    Asgari, Mohammad H.
    Salman, Emre
    INTEGRATION-THE VLSI JOURNAL, 2014, 47 (03) : 296 - 306