Analyses of crack growth along interface of patterned wafer-level Cu-Cu bonds

被引:15
|
作者
Tvergaard, Viggo [1 ]
Hutchinson, John W. [2 ]
机构
[1] Tech Univ Denmark, Dept Mech Engn, DK-2800 Lyngby, Denmark
[2] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
Interface toughness; Plasticity; Crack growth; Finite strains; Thin films; TOUGHNESS; PLASTICITY; METAL;
D O I
10.1016/j.ijsolstr.2009.05.015
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
A preliminary theoretical study is carried out of the role of micron-scale patterning on the interface toughness of bonded Cu-to-Cu nanometer-scale films. The work is motivated by the experimental studies of [Tadepalli, R., Turner. K.T., Thompson, C.V., 2008b. Effects of patterning on the interface toughness of wafer-level Cu-Cu bonds. Acta Materialia 56, 438-447; Tadepalli, R., Turner, K.T., Thompson, C.V., 2008c. Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test. J. Mech. Phys. Solids 56, 707-718.] wherein 400 nm Cu films were deposited in a variety of patterns on Si wafer substrates. Specimens were then produced by bringing the Cu surfaces into contact creating thermo-compression bonds. Interface toughness of these specimens was experimentally measured. The present study focuses on interface patterns comprised of bonded strips, called lines, alternating with lines of unbonded interface, all aligned parallel to the crack front. The interface toughness model employs a cohesive zone to represent separation of the interface and J(2) flow theory of plasticity to characterize the Cu films. Remote mode I loading is imposed on the elastic Si substrates. The computational model provides the resistance curve of macroscopic crack driving force versus crack advance as dependent on the work of separation and strength of the interface as well as the pattern geometry and the parameters controlling the plasticity of the Cu films. Plasticity in the Cu films makes a major contribution to the macroscopic interface toughness measured by Tadepalli, Turner and Thompson. Highlighted in this study is the difficulty of accurately representing plastic yielding in the thin films and the challenge of capturing the full range of scales in a computational model. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:3433 / 3440
页数:8
相关论文
共 50 条
  • [1] Material size effects on crack growth along patterned wafer-level Cu-Cu bonds
    Tvergaard, Viggo
    Niordson, Christian F.
    Hutchinson, John W.
    INTERNATIONAL JOURNAL OF MECHANICAL SCIENCES, 2013, 68 : 270 - 276
  • [2] Effects of patterning on the interface toughness of wafer-level Cu-Cu bonds
    Tadepalli, Rajappa
    Turner, Kevin T.
    Thompson, Carl. V.
    ACTA MATERIALIA, 2008, 56 (03) : 438 - 447
  • [3] Wafer-level Cu-Cu bonding technology
    Tang, Ya-Sheng
    Chang, Yao-Jen
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 312 - 320
  • [4] Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test
    Tadepalli, Rajappa
    Turner, Kevin T.
    Thompson, Carl V.
    JOURNAL OF THE MECHANICS AND PHYSICS OF SOLIDS, 2008, 56 (03) : 707 - 718
  • [5] High-precision wafer-level Cu-Cu bonding for 3DICs
    Okada, Masashi
    Sugaya, Isao
    Mitsuishi, Hajime
    Maeda, Hidehiro
    Shimoda, Toshimasa
    Izumi, Shigeto
    Nakahira, Hosei
    Okamoto, Kazuya
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [6] High-Precision Wafer-Level Cu-Cu Bonding for 3-DICs
    Sugaya, Isao
    Okada, Masashi
    Mitsuishi, Hajime
    Maeda, Hidehiro
    Shimoda, Toshimasa
    Izumi, Shigeto
    Nakahira, Hosei
    Okamoto, Kazuya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (12) : 4148 - 4154
  • [7] Investigation of Surface Pre-Treatment Methods for Wafer-Level Cu-Cu Thermo-Compression Bonding
    Tanaka, Koki
    Wang, Wei-Shan
    Baum, Mario
    Froemel, Joerg
    Hirano, Hideki
    Tanaka, Shuji
    Wiemer, Maik
    Otto, Thomas
    MICROMACHINES, 2016, 7 (12)
  • [8] Low Temperature Fine-pitch Wafer-level Cu-Cu Bonding Using Nanoparticles Fabricated by PVD
    Wu, Zijian
    Wang, Qian
    Song, Changming
    Cai, Jian
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 287 - 292
  • [9] Low-temperature and low-pressure Cu-Cu bonding by pure Cu nanosolder paste for wafer-level packaging
    Li, Junjie
    Shi, Tielin
    Yu, Xing
    Cheng, Chaoliang
    Fan, Jinhu
    Liao, Guanglan
    Tang, Zirong
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 976 - 981
  • [10] Mechanical Characterization of Wafer Level Bump-less Cu-Cu Bonding
    Peng, L.
    Zhang, L.
    Li, H. Y.
    Lo, G. Q.
    Tan, C. S.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 437 - 440