Barrier Synchronization for CELL Multi-Processor Architecture

被引：2
|
作者：
Bai, Shuwei [1 ]
Zhou, Qingguo [1 ]
Zhou, Rui [1 ]
Li, Lian [1 ]
机构：
[1] Lanzhou Univ, SISE, Distributed & Embedded Syst Lab, Lanzhou 730000, Peoples R China
来源：
2008 FIRST IEEE INTERNATIONAL CONFERENCE ON UBI-MEDIA COMPUTING AND WORKSHOPS, PROCEEDINGS | 2008年
关键词：
CELL; barrier synchronization; mailbox; signal notification register;
D O I：
10.1109/UMEDIA.2008.4570882
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Cell microprocessor is a new multi-processors system, which has been used for sonsumer electronics, multimedia decoding/encoding, compress or uncompressing area[3]. One important development technology for multi-processor system is barrier synchronization, which can improve the system performance if the appreciated barrier is adopted Based three different communication mechanisms (mailbox, dma, and signal notification register) offered by CELL system, we implement three kinds of barrier implementation tools on the CELL multi-processor system. In the paper, we will show the implementation of barrier synchronization tools and compare the barriers from three aspects: spu size, performance, and synchronization information capacity.
引用
收藏
页码：155 / 158
页数：4
相关论文
共 50 条
  • [41] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24
  • [42] On Multi-Processor Speed Scaling with Migration
    Albers, Susanne
    Antoniadis, Antonios
    Greiner, Gero
    SPAA 11: PROCEEDINGS OF THE TWENTY-THIRD ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2011, : 279 - 288
  • [43] occam for multi-processor DEC alphas
    Welch, PH
    Poole, MD
    PARALLEL PROGRAMMING AND JAVA, 1997, 50 : 152 - 174
  • [44] Measures for the quality of a multi-processor system
    Hoja, H.
    Zeisel, G.
    IT - Information Technology, 1974, 16 (1-6): : 104 - 108
  • [45] Heterogeneous Multi-Processor Coherent Interconnect
    Chirca, Kai
    Pierson, Matthew
    Zbiciak, Joe
    Thompson, David
    Wu, Daniel
    Myilswamy, Shankar
    Griesmer, Roger
    Basavaraj, Kedar
    Huynh, Thomas
    Dayal, Akshit
    You, Junbok
    Eyres, Pat
    Ghadiali, Yusuf
    Beck, Todd
    Hill, Anthony
    Bhoria, Naveen
    Duc Bui
    Tran, Jonathan
    Rahman, Mujibur
    Fei, Hong
    Jagathesan, Shoban
    Anderson, Tim
    2013 IEEE 21ST ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2013, : 17 - 24
  • [46] Bicriteria Multi-Processor Static Scheduling
    Girault, Alain
    Kalla, Hamoudi
    ERCIM NEWS, 2008, (75): : 46 - 47
  • [47] Multi-processor scheduling problems in planning
    Long, D
    Fox, M
    IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 998 - 1004
  • [48] On multi-processor speed scaling with migration
    Albers, Susanne
    Antoniadis, Antonios
    Greiner, Gero
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2015, 81 (07) : 1194 - 1209
  • [49] A multi-processor platform for signal processing
    Freeman, BJ
    SIGNAL PROCESSING, SENSOR FUSION, AND TARGET RECOGNITION VII, 1998, 3374 : 483 - 494
  • [50] The Multi-Processor Scheduling Problem in Phylogenetics
    Zhang, Jiajie
    Stamatakis, Alexandros
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 691 - 698
12345