On multi-processor speed scaling with migration

被引:13
|
作者
Albers, Susanne [1 ]
Antoniadis, Antonios [2 ]
Greiner, Gero [1 ]
机构
[1] Tech Univ Munich, Dept Comp Sci, D-85748 Garching, Germany
[2] Max Planck Inst Informat, D-66123 Saarbrucken, Germany
关键词
Energy efficiency; Offline algorithm; Online algorithm; Flow computation; Competitive analysis;
D O I
10.1016/j.jcss.2015.03.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We investigate a very basic problem in dynamic speed scaling where a sequence of jobs, each specified by an arrival time, a deadline and a processing volume, has to be processed so as to minimize energy consumption. We study multi-processor environments with m parallel variable-speed processors assuming that job migration is allowed, i.e. whenever a job is preempted it may be moved to a different processor. We first study the offline problem and show that optimal schedules can be computed efficiently in polynomial time, given any convex non-decreasing power function. In contrast to a previously known strategy, our algorithm does not resort to linear programming. For the online problem, we extend two algorithms Optimal Available and Average Rate proposed by Yao et al. [15] for the single processor setting. Here we concentrate on power functions P(s) = s(alpha), where s is the processor speed and alpha > 1 is a constant. (C) 2015 Elsevier Inc. All rights reserved.
引用
收藏
页码:1194 / 1209
页数:16
相关论文
共 50 条
  • [1] On Multi-Processor Speed Scaling with Migration
    Albers, Susanne
    Antoniadis, Antonios
    Greiner, Gero
    [J]. SPAA 11: PROCEEDINGS OF THE TWENTY-THIRD ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2011, : 279 - 288
  • [2] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    [J]. PROCEEDINGS OF THE TENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 1999, : 499 - 506
  • [3] Eliminating migration in multi-processor scheduling
    Kalyanasundaram, B
    Pruhs, KR
    [J]. JOURNAL OF ALGORITHMS, 2001, 38 (01) : 2 - 24
  • [4] Integration of DVFS and multi CPUs Scaling in a multi-processor
    Saha, Anish Kumar
    Sambyo, Koj
    Bhunia, C. T.
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, COMPUTER NETWORKS & AUTOMATED VERIFICATION (EDCAV), 2015, : 78 - 81
  • [5] MULTI-PROCESSOR SYSTEMS
    HUGHES, P
    DOONE, T
    [J]. MICROELECTRONICS AND RELIABILITY, 1977, 16 (04): : 281 - 293
  • [6] Optical high speed symmetric multi-processor link implementation
    Kuchta, Daniel
    Baks, Christian
    Mintarno, Evelyn
    de Araujo, Daniel N.
    Cases, Moises
    [J]. 56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1573 - +
  • [7] Predictive Dynamic Frequency Scaling for Multi-Processor Systems-on-Chip
    Almeida, Gabriel Marchesan
    Busseuil, Remi
    Carara, Everton Alceu
    Hebert, Nicolas
    Varyani, Sameer
    Sassatelli, Gilles
    Benoit, Pascal
    Torres, Lionel
    Moraes, Fernando Gehm
    [J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1500 - 1503
  • [8] Multi-Processor Memory Scoreboard: A multi-processor memory ordering and data consistency checker
    Saravu, Prasad Krishna
    [J]. 2016 17TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR AND SOC TEST AND VERIFICATION (MTV), 2016, : 7 - 14
  • [9] Evaluating the Impact of Task Migration in Multi-Processor Systems-on-Chip
    Almeida, Gabriel Marchesan
    Varyani, Sameer
    Busseuil, Remi
    Sassatelli, Gilles
    Benoit, Pascal
    Torres, Lionel
    Carara, Everton Alceu
    Moraes, Fernando Gehm
    [J]. SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 73 - 78
  • [10] HIGH SPEED OPTICAL COMMON BUS FOR A MULTI-PROCESSOR SYSTEM.
    Tajima, Hiroaki
    Okada, Yoshikuni
    Tamura, Koichiro
    [J]. Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1983, E66 (01): : 47 - 48