A multi-processor platform for signal processing

被引:0
|
作者
Freeman, BJ [1 ]
机构
[1] USN, Ctr Surface Warfare, Dahlgren Div, Dahlgren, VA 22448 USA
关键词
D O I
10.1117/12.327123
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Acoustic Signal Development Platform (ASDP) was designed so that mature and experimental signal processing algorithms can be rapidly tested on real target hardware. Changing the number of processors, sensors, and configurations is accomplished through the use of drop-in modules and simple software changes. Open VME architecture and Texas Instruments TIM processor module standards allows for easy changes and upgrades to accommodate changing sensor requirements. In addition to a built in debugger, the interface between the processor modules and the host PC is accomplished using standard C function calls directly in the processor module software. This allows the processors to communicate directly with the host PC for disk storage, data analysis, and GUI displays. Thus, the ASDP allows the full development of a sensor package on real hardware before any custom system is built. Although the system was designed for acoustic signal processing, it is fully capable of performing other sensor processing tasks, such as RF and image processing.
引用
下载
收藏
页码:483 / 494
页数:12
相关论文
共 50 条
  • [1] EFFICIENT MAPPING OF ADVANCED SIGNAL PROCESSING ALGORITHMS ON MULTI-PROCESSOR ARCHITECTURES
    Manjunath, Bhavana B.
    Williams, Aaron S.
    Chakrabarti, Chaitali
    Papandreou-Suppappola, Antonia
    2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 269 - 274
  • [2] Design and program multi-processor platform for high-performance embedded processing
    Liu, Yijun
    Li, Zhenkun
    Journal of Software, 2009, 4 (10) : 1069 - 1075
  • [3] A Scalable Heterogeneous Multi-Processor Signal Processing System Based on the RapidIO Interconnect
    Zhang, Xiongkui
    Gao, Meiguo
    Liu, Guoman
    2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION WORKSHOP: IITA 2008 WORKSHOPS, PROCEEDINGS, 2008, : 761 - 764
  • [4] Optimisation of processing rates in a multi-processor system
    Berauer, G.
    Hoener, S.
    IT - Information Technology, 1972, 14 (01): : 119 - 122
  • [5] CONCEPT OF A MULTI-PROCESSOR PARALLEL PROCESSING UNIT
    ALBRECHT, RF
    COMPUTING, 1980, 25 (01) : 1 - 16
  • [6] Hardware Transactional Memory on Multi-processor FPGA Platform
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2744 - 2747
  • [7] ORGANIZATION OF MULTI-PROCESSOR SYSTEMS FOR IMAGE-PROCESSING
    CANTONI, V
    LECTURE NOTES IN PHYSICS, 1984, 196 : 145 - 157
  • [8] Low-Power Multi-Processor System Architecture Design for Universal Biomedical Signal Processing
    Cheng, Li-Fang
    Chen, Tung-Chien
    Chen, Liang-Gee
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 857 - 860
  • [9] Architecture for multi-processor SoC platform using dedicated channels
    Lee, G
    Park, SC
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 525 - 529
  • [10] MULTI-PROCESSOR SYSTEMS
    HUGHES, P
    DOONE, T
    MICROELECTRONICS AND RELIABILITY, 1977, 16 (04): : 281 - 293