A multi-processor platform for signal processing

被引:0
|
作者
Freeman, BJ [1 ]
机构
[1] USN, Ctr Surface Warfare, Dahlgren Div, Dahlgren, VA 22448 USA
关键词
D O I
10.1117/12.327123
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Acoustic Signal Development Platform (ASDP) was designed so that mature and experimental signal processing algorithms can be rapidly tested on real target hardware. Changing the number of processors, sensors, and configurations is accomplished through the use of drop-in modules and simple software changes. Open VME architecture and Texas Instruments TIM processor module standards allows for easy changes and upgrades to accommodate changing sensor requirements. In addition to a built in debugger, the interface between the processor modules and the host PC is accomplished using standard C function calls directly in the processor module software. This allows the processors to communicate directly with the host PC for disk storage, data analysis, and GUI displays. Thus, the ASDP allows the full development of a sensor package on real hardware before any custom system is built. Although the system was designed for acoustic signal processing, it is fully capable of performing other sensor processing tasks, such as RF and image processing.
引用
收藏
页码:483 / 494
页数:12
相关论文
共 50 条
  • [31] occam for multi-processor DEC alphas
    Welch, PH
    Poole, MD
    PARALLEL PROGRAMMING AND JAVA, 1997, 50 : 152 - 174
  • [32] Measures for the quality of a multi-processor system
    Hoja, H.
    Zeisel, G.
    IT - Information Technology, 1974, 16 (1-6): : 104 - 108
  • [33] Heterogeneous Multi-Processor Coherent Interconnect
    Chirca, Kai
    Pierson, Matthew
    Zbiciak, Joe
    Thompson, David
    Wu, Daniel
    Myilswamy, Shankar
    Griesmer, Roger
    Basavaraj, Kedar
    Huynh, Thomas
    Dayal, Akshit
    You, Junbok
    Eyres, Pat
    Ghadiali, Yusuf
    Beck, Todd
    Hill, Anthony
    Bhoria, Naveen
    Duc Bui
    Tran, Jonathan
    Rahman, Mujibur
    Fei, Hong
    Jagathesan, Shoban
    Anderson, Tim
    2013 IEEE 21ST ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2013, : 17 - 24
  • [34] Bicriteria Multi-Processor Static Scheduling
    Girault, Alain
    Kalla, Hamoudi
    ERCIM NEWS, 2008, (75): : 46 - 47
  • [35] MULTI-PROCESSOR ARCHITECTURE FOR SIMULATION.
    McQuade, Michael R.
    Alford, Cecil O.
    Combustion and Flame, 1980, 5 (03) : 42 - 46
  • [36] Bridging the gap between FPGAs and multi-processor architectures: A video processing perspective
    Cope, Ben
    Cheung, Peter Y. K.
    Luk, Wayne
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 308 - +
  • [37] Multi-processor scheduling problems in planning
    Long, D
    Fox, M
    IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 998 - 1004
  • [38] On multi-processor speed scaling with migration
    Albers, Susanne
    Antoniadis, Antonios
    Greiner, Gero
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 2015, 81 (07) : 1194 - 1209
  • [39] The Multi-Processor Scheduling Problem in Phylogenetics
    Zhang, Jiajie
    Stamatakis, Alexandros
    2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 691 - 698
  • [40] COMMUNICATION COMPLEXITY OF MULTI-PROCESSOR SYSTEMS
    FLEISCHER, R
    INFORMATION PROCESSING LETTERS, 1989, 30 (02) : 57 - 65