The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引：0

作者：

Qian, Bowen ^{[1
]}

Li, Tao ^{[1
]}

Yang, Ting ^{[2
]}

机构：

[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China

[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China

来源：

PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13) | 2013年 / 84卷

基金：

美国国家科学基金会;

关键词：

Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.

引用

页码：1792 / 1799

页数：8

共 50 条

[41] Media digital signal processor core design for multimedia application
Liu, P
Yu, GJ
Cai, WG
Yao, QD
MULTIMEDIA ON MOBILE DEVICES II, 2006, 6074
[42] An Efficient Hardware Architecture Design of EEMD Processor for Electrocardiography Signal
Chen, I-Wei
Chuang, Shang-Yi
Wu, Wen-Jun
Fang, Wai-Chi
2018 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS): ADVANCED SYSTEMS FOR ENHANCING HUMAN HEALTH, 2018, : 463 - 466
[43] Hardware cost estimation for application-specific processor design
Pitkänen, T
Rantanen, T
Cilio, A
Takala, J
EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2005, 3553 : 212 - 221
[44] APRON: A Cellular Processor Array Simulation and Hardware Design Tool
David R.W. Barr
Piotr Dudek
EURASIP Journal on Advances in Signal Processing, 2009
[45] Hardware/software co-design of a fuzzy RISC processor
Salapura, V
Gschwind, M
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 875 - 882
[46] Hardware/software design implementation of feature detection for a reconfigurable processor
Dang, PP
Chau, PM
VISUAL COMMUNICATIONS AND IMAGE PROCESSING '99, PARTS 1-2, 1998, 3653 : 758 - 766
[47] Design of run-time configuration manager for a multimedia network environment
Park, TK
Kim, C
Hong, JW
PROCEEDINGS OF THE IEEE SECOND INTERNATIONAL WORKSHOP ON SYSTEMS MANAGEMENT, 1996, : 9 - 14
[48] Advanced processor design using hardware description language AIDL
Morimoto, T
Saito, K
Nakamura, H
Boku, T
Nakazawa, K
PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 387 - 390
[49] Design and implementation of object manager for storing and retrieving large multimedia objects
Jin, KS
Chang, JW
Kim, J
ISE'2001: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON INFORMATION SYSTEMS AND ENGINEERING, 2001, : 463 - 467
[50] APRON: A Cellular Processor Array Simulation and Hardware Design Tool
Barr, David R. W.
Dudek, Piotr
EURASIP JOURNAL ON ADVANCES IN SIGNAL PROCESSING, 2009,

← 1 2 3 4 5 →