The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引:0
|
作者
Qian, Bowen [1 ]
Li, Tao [1 ]
Yang, Ting [2 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China
[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China
基金
美国国家科学基金会;
关键词
Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.
引用
收藏
页码:1792 / 1799
页数:8
相关论文
共 50 条
  • [21] Design of Image Signal Processor for Hardware Size
    Junghwan PARK
    Jong-sik PARK
    Jaekyung WEE
    Boo-gyoun KIM
    Seok LEE
    Seong-soo LEE
    Journal of Measurement Science and Instrumentation, 2010, 1 (04) : 391 - 394
  • [22] Patching processor design errors with programmable hardware
    Sarangi, Smruti
    Narayanasamy, Satish
    Carneal, Bruce
    Tiwari, Abhishek
    Calder, Brad
    Torrellas, Josep
    IEEE MICRO, 2007, 27 (01) : 12 - 25
  • [23] Design and implementation of the content manager in a multimedia streaming framework
    Lee, S
    Hong, YR
    Kim, HI
    Jeong, BS
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, 2000, : 2705 - 2711
  • [24] THE DESIGN OF A MODEL-BASED MULTIMEDIA INTERACTION MANAGER
    ARENS, Y
    HOVY, E
    ARTIFICIAL INTELLIGENCE REVIEW, 1995, 9 (2-3) : 167 - 188
  • [25] Hardware/software co-design for multimedia
    Wolf, W
    ADVANCED SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS VII, 1997, 3162 : 510 - 517
  • [26] Compilation techniques specific for a hardware cryptography-embedded multimedia mobile processor
    Fukase, Masa-Aki
    Sato, Tomoaki
    WMSCI 2007 : 11TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL V, POST CONFERENCE ISSUE, PROCEEDINGS, 2007, : 245 - 250
  • [27] Design and Implementation of Reconfigurable Stream Processor in Multimedia Applications
    Xiao, Yu
    Liu, Leibo
    Wei, ShaoJun
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1510 - 1514
  • [28] Architecture and design of a talisman-compatible multimedia processor
    Dutta, S
    Mehra, V
    Zhu, WW
    Singh, D
    Janssens, M
    Vengalasetti, R
    Ben-Nun, B
    Pothana, P
    Adusumilli, V
    King, N
    Huang, JYH
    Ling, L
    Nelson, C
    Bannur, J
    Wu, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1999, 9 (04) : 565 - 579
  • [29] Design of Bitstream Co-processor for Multimedia Applications
    Gao, Yingke
    Huan, Ying
    Xue, Zhiyuan
    Zhang, Tiejun
    Wang, Donghui
    Hou, Chaohuan
    2013 IEEE 11TH INTERNATIONAL CONFERENCE ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING (DASC), 2013, : 227 - 230
  • [30] Design of Asynchronous Polymorphic Logic Gates for Hardware Security
    Bernard, Chandler
    Bryant, William
    Becker, Richard
    Di, Jia
    2021 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2021,