The Design of a Hardware Thread Manager for a Polymorphic Multimedia Processor

被引:0
|
作者
Qian, Bowen [1 ]
Li, Tao [1 ]
Yang, Ting [2 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian, Peoples R China
[2] Xian Univ Posts & Telecommun, Sch Comp, Xian, Peoples R China
基金
美国国家科学基金会;
关键词
Many core; Multithreading; Array processor; Parallel processing; Graphics and Multimedia;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a hardware thread manager for the polymorphic parallel processor. The thread manager supports the MIMD mode with 8 threads and SIMD mode with multiple threads using the SIMD controllers in a unified approach to manage two operating modes to achieve a mixture of three types of parallel computation. Thread manager monitors the progress of each thread, the activity of near neighbor shared memory and the status of the router. It schedules the execution slots for the threads. It can start and stop a thread, put a thread on wait, resume the execution of a thread. Thread manager can also record the working status of each thread, while avoiding the waiting problem caused by data availability. This manager is able to maximize the efficiency of a processing element in a polymorphic array processor.
引用
收藏
页码:1792 / 1799
页数:8
相关论文
共 50 条
  • [11] THE MONARCH PARALLEL PROCESSOR HARDWARE DESIGN
    RETTBERG, RD
    CROWTHER, WR
    CARVEY, PP
    TOMLINSON, RS
    COMPUTER, 1990, 23 (04) : 18 - &
  • [12] Hardware design of an embedded multimedia player
    Zhang, Jian-Wu
    Dong, Ping
    Ma, Yong
    Dianzi Qijian/Journal of Electron Devices, 2006, 29 (04): : 1123 - 1125
  • [13] Design trends in multimedia hardware architectures
    Fatemi, O
    Panchanathan, S
    MULTIMEDIA HARDWARE ARCHITECTURES 1998, 1998, 3311 : 2 - 6
  • [14] A Novel Thread Scheduler Design for Polymorphic Embedded Systems
    Krishnamurthy, Viswanath
    Ponpandi, Swamy D.
    Tyagi, Akhilesh
    PROCEEDINGS OF THE PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURES AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES '11), 2011, : 75 - 84
  • [15] Design of a multimedia processor based on metrics computation
    Ben Amor, N
    Le Moullec, Y
    Diguet, JP
    Philippe, JL
    Abid, M
    ADVANCES IN ENGINEERING SOFTWARE, 2005, 36 (07) : 448 - 458
  • [16] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [17] How multimedia workloads will change processor design
    Diefendorff, K
    Dubey, PK
    COMPUTER, 1997, 30 (09) : 43 - &
  • [18] Design of reconfigurable array processor for multimedia application
    Yun, Zhu
    Jiang, Lin
    Wang, Shuai
    Huang, Xingjie
    Song, Hui
    Li, Xueting
    MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
  • [19] The Design of SIMD Controllers for a Polymorphous Multimedia Processor
    Pu, Lin
    Li, Tao
    Yi, Xueyuan
    Han, Jungang
    PROCEEDINGS OF 3RD INTERNATIONAL CONFERENCE ON MULTIMEDIA TECHNOLOGY (ICMT-13), 2013, 84 : 366 - 373
  • [20] A design of hardware cryptographic co-processor
    Fan, MY
    Wang, JH
    Wang, GW
    IEEE SYSTEMS, MAN AND CYBERNETICS SOCIETY INFORMATION ASSURANCE WORKSHOP, 2003, : 234 - 236