共 50 条
- [42] Device-Circuit Co-Optimization for Negative Capacitance FinFETs based on SPICE Model IWAPS 2020: PROCEEDINGS OF 2020 4TH INTERNATIONAL WORKSHOP ON ADVANCED PATTERNING SOLUTIONS (IWAPS), 2020, : 67 - 70
- [43] Joint Circuit-System Design Space Exploration of Multiplier Unit Structure for Energy-Efficient Vector Processors 2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 19 - 26
- [44] Mixed device-circuit solution for ESD protection of high-voltage fast pins 2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 602 - +
- [45] Negative capacitance based phase-transition FET for low power applications: Device-circuit co-design MICROELECTRONICS JOURNAL, 2022, 123
- [46] Device-circuit optimization for minimal energy and power consumption in CMOS random logic networks DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 403 - 408
- [47] Device-circuit co-design of memristor-based on niobium oxide for large-scale crossbar memory Memories - Materials, Devices, Circuits and Systems, 2023, 5
- [50] Implementation of behavioral models in system level environements and RF circuit-system co-simulation WORLD CONGRESS ON ENGINEERING 2007, VOLS 1 AND 2, 2007, : 370 - +