共 50 条
- [31] FinFET Device Circuit Co-design Issues: Impact of Circuit Parameters on Delay 2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 288 - 293
- [32] A Process/Device/Circuit/System Compatible Simulation Framework for Poly-Si TFT Based SRAM Design 2013 18TH INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2013), 2013, : 440 - 443
- [33] Novel Critical Path Aware Transistor Optimization for Mobile SoC Device-Circuit Co-design 2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
- [36] Gate Leakage in Non-Volatile Ferroelectric Transistors: Device-Circuit Implications 2018 76TH DEVICE RESEARCH CONFERENCE (DRC), 2018,
- [37] Spacer Thickness Optimization for FinFET-based Logic and Memories: A Device-Circuit Co-design Approach DIELECTRIC MATERIALS AND METALS FOR NANOELECTRONICS AND PHOTONICS 10, 2012, 50 (04): : 187 - 192
- [38] Statistical Variability and Sensitivity Analysis of Dual-k Spacer FinFET Device-Circuit Co-Design PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 190 - 193
- [39] Performance Projection of Negative Capacitance Complementary FET (NC-CFET): Device-Circuit Co-design 8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 370 - 372
- [40] Accelerating Device-Circuit Self-heating Simulations with Dynamic Time Evolution for GAAFET 2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,