Post-Silicon Platform for the Functional Diagnosis and Debug of Networks-on-Chip

被引:12
|
作者
Abdel-Khalek, Rawan [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
Verification; Networks-on-chip; post-silicon validation; functional correctness; performance monitoring make; VALIDATION;
D O I
10.1145/2567936
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult. In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
引用
收藏
页数:25
相关论文
共 50 条
  • [1] Functional Post-Silicon Diagnosis and Debug for Networks-on-Chip
    Abdel-Khalek, Rawan
    Bertacco, Valeria
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 557 - 563
  • [2] Post-Silicon Validation, Debug and Diagnosis
    Mishra, Prabhat
    Fujita, Masahiro
    Singh, Virendra
    Tamarapalli, Nagesh
    Kumar, Sharad
    Mittal, Rajesh
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXIII - LXV
  • [3] WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip
    Rout, Sidhartha Sankar
    Deb, Sujay
    Basu, Kanad
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2372 - 2385
  • [4] Enhancing Observability for Post-Silicon Debug with On-Chip Communication Monitors
    Cao, Yuting
    Palombo, Hernan
    Zheng, Hao
    Ray, Sandip
    2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 602 - 607
  • [5] A Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug
    Cao, Yuting
    Zheng, Hao
    Palombo, Hernan
    Ray, Sandip
    Yang, Jin
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 177 - 184
  • [6] An On-Chip Error Detection Method to Reduce the Post-Silicon Debug Time
    Oh, Hyunggoy
    Han, Taewoo
    Choi, Inhyuk
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (01) : 38 - 44
  • [7] Vericonn: A Tool to Generate Efficient Interconnection Networks for Post-Silicon Debug
    Gomes, Andre B. M.
    Alves, Fredy A. M.
    Ferreira, Ricardo S.
    Nacif, Jose Augusto M.
    2015 16TH LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2015,
  • [8] Increasing Observability in Post-Silicon Debug Using Asymmetric Omega Networks
    Gomes, Andre B. M.
    Alves, Fredy A. M.
    Ferreira, Ricardo S.
    Nacif, Jose Augusto M.
    2015 28TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2015,
  • [9] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [10] Efficient Hierarchical Post-Silicon Validation and Debug
    Kalimuthu, Pandy
    Basu, Kanad
    Schafer, Benjamin Carrion
    2021 34TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2021 20TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES 2021), 2021, : 258 - 263