Energy Optimization of LDPC Decoder Circuits with Timing Violations

被引：0

作者：

Leduc-Primeau, Francois ^{[1
]}

Kschischang, Frank R. ^{[2
]}

Gross, Warren J. ^{[1
]}

机构：

[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada

[2] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada

来源：

2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2015年

关键词：

DESIGN;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

This paper presents a quasi-synchronous design approach for signal processing circuits, in which timing violations are permitted, but without the need for a hardware compensation mechanism. A quasi-synchronous low-density parity-check decoder processing circuit based on the offset min-sum algorithm is designed, achieving the same performance and occupying the same area as a conventional synchronous circuit, but using up to 28% less energy.

引用

页码：412 / 417

页数：6

共 50 条

[1] Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations
Leduc-Primeau, Francois
Kschischang, Frank R.
Gross, Warren J.
IEEE TRANSACTIONS ON COMMUNICATIONS, 2018, 66 (03) : 932 - 946
[2] On the VLSI Energy Complexity of LDPC Decoder Circuits
Blake, Christopher G.
Kschischang, Frank R.
IEEE TRANSACTIONS ON INFORMATION THEORY, 2017, 63 (05) : 2781 - 2795
[3] LDPC Decoder with an Adaptive Wordwidth Datapath for Energy and BER Co-Optimization
Mohsenin, Tinoosh
Shirani-mehr, Houshmand
Baas, Bevan M.
VLSI DESIGN, 2013,
[4] Energy-Efficient LDPC Layered Decoder
Zhang, Jianjun
Wang, Da
Jin, Ye
2013 IEEE 4TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2014, : 53 - 56
[5] Scaling Rules for the Energy of Decoder Circuits
Blake, Christopher G.
Kschischang, Frank R.
2015 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY (ISIT), 2015, : 1437 - 1441
[6] An Energy Efficient Layered Decoding Architecture for LDPC Decoder
Jin, Jie
Tsui, Chi-ying
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1185 - 1195
[7] Error Resilience and Energy Efficiency: An LDPC Decoder Design Study
Schlaefer, Philipp
Huang, Chu-Hsiang
Schoeny, Clayton
Weis, Christian
Li, Yao
Wehn, Norbert
Dolecek, Lara
PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 588 - 593
[8] An Energy Efficient Multi-rate QC-LDPC Decoder
Roberts, Michaelraj Kingston
Sunny, Elizabeth
PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY (TAP ENERGY): EXPLORING ENERGY SOLUTIONS FOR AN INTELLIGENT POWER GRID, 2017,
[9] Energy Efficient Decoder Design for Non-binary LDPC Codes
Yasodha, T.
Jocobraglend, I.
Jeyanthi, K. Meena Alias
POWER ELECTRONICS AND RENEWABLE ENERGY SYSTEMS, 2015, 326 : 1497 - 1507
[10] Flexible LDPC Decoder Architectures
Awais, Muhammad
Condo, Carlo
VLSI DESIGN, 2012, 2012

← 1 2 3 4 5 →