Energy Optimization of LDPC Decoder Circuits with Timing Violations

被引：0

作者：

Leduc-Primeau, Francois ^{[1
]}

Kschischang, Frank R. ^{[2
]}

Gross, Warren J. ^{[1
]}

机构：

[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ, Canada

[2] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON, Canada

来源：

2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC) | 2015年

关键词：

DESIGN;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

This paper presents a quasi-synchronous design approach for signal processing circuits, in which timing violations are permitted, but without the need for a hardware compensation mechanism. A quasi-synchronous low-density parity-check decoder processing circuit based on the offset min-sum algorithm is designed, achieving the same performance and occupying the same area as a conventional synchronous circuit, but using up to 28% less energy.

引用

页码：412 / 417

页数：6

共 50 条

[41] Implementation of an LDPC decoder on a vector signal processor
Lechner, G
Bolzer, A
Sayir, J
Rupp, M
CONFERENCE RECORD OF THE THIRTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2004, : 549 - 553
[42] Design and implementation of LDPC decoder with high throughput
Qiao, Hua
Guan, Wu
Dong, Mingke
Xiang, Haige
Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2008, 44 (03): : 347 - 352
[43] A Flexible NISC-Based LDPC Decoder
Le Gal, Bertrand
Jego, Christophe
Leroux, Camille
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2014, 62 (10) : 2469 - 2479
[44] A low-complexity decoder based on LDPC
Yun Feilong
Zhu Hongpeng
Du Feng
Lv Jing
Proceedings of the 2016 3rd International Conference on Mechatronics and Information Technology (ICMIT), 2016, 49 : 292 - 296
[45] A LDPC Decoder with All Single Port Memories
Tian, Ying-Hong
Zhang, Xiao-Jun
Lai, Zong-Sheng
2009 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND INTELLIGENT SYSTEMS, PROCEEDINGS, VOL 3, 2009, : 547 - 550
[46] A systematic optimized comparison algorithm for LDPC decoder
Hung, Jui-Hui
Hung, Jui-Hung
Chen, Sau-Gee
10TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III: INNOVATIONS TOWARD FUTURE NETWORKS AND SERVICES, 2008, : 1513 - +
[47] Decoding convolutional codes using an LDPC decoder
Palenik, Tomas
31ST INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING TSP 2008, 2008, : 147 - 149
[48] ASIP Decoder Architecture for Convolutional and LDPC Codes
Kunze, Steffen
Matus, Emil
Fettweis, Gerhard P.
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2457 - 2460
[49] Implementation of LDPC decoder for 802.16e
Peng, Xiao
Goto, Satoshi
ASICON 2009 - Proceedings 2009 8th IEEE International Conference on ASIC, 2009, : 501 - 504
[50] GPU-Based Gigabit LDPC Decoder
Keskin, Selcuk
Kocak, Taskin
IEEE COMMUNICATIONS LETTERS, 2017, 21 (08) : 1703 - 1706

← 1 2 3 4 5 →