High-power Digital Envelope Modulator for a Polar Transmitter in 65nm CMOS

被引：6
|
作者：
Collados, Manel [1 ]
van Zeijl, Paul T. M. [2 ]
Pavlovic, Nenad [1 ]
机构：
[1] NXP Semicond Res, High Tech Campus 37, NL-5656 AE Eindhoven, Netherlands
[2] Philips Res, NL-5656 AE Eindhoven, Netherlands
来源：
PROCEEDINGS OF THE IEEE 2008 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2008年
关键词：
D O I：
10.1109/CICC.2008.4672192
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an 8-bit envelope modulator as part of a digital polar transmitter for Bluetooth and WLAN is demonstrated. The modulator performs digital-to-analog conversion, up-mixing and power amplification, allowing for an area-efficient, fully-integrated transmitter architecture. The circuit delivers 24.8dBm peak-power and 16.7dBm WLAN OFDM power with a mean EVM of 2.7% at 2GHz. The measured peak-power drain efficiency is 51% while the efficiency for OFDM is 24%. In Bluetooth EDR mode a 19.7dBm signal with 5%-rms, 13%-peak EVM, and 26% drain efficiency has been measured. The circuit is fabricated in CMOS 65nm with 50 angstrom thick-oxide devices and 2.5V power supply.
引用
下载
收藏
页码：733 / +
页数：2
相关论文
共 50 条
  • [31] European 65nm CMOS disclosed
    不详
    ELECTRONICS WORLD, 2003, 109 (1812): : 8 - 8
  • [32] High performance and low power transistors integrated in 65nm bulk CMOS technology
    Luo, Z
    Steegen, A
    Eller, A
    Mann, R
    Baiocco, C
    Nguyen, P
    Kim, L
    Hoinkis, A
    Ku, V
    Klee, V
    Jamin, F
    Wrschka, P
    Shafer, P
    Lin, W
    Fang, S
    Ajmera, A
    Tan, W
    Park, D
    Mo, R
    Lian, J
    Vietzke, D
    Coppock, C
    Vayshenker, A
    Hook, T
    Chan, V
    Kim, K
    Cowley, A
    Kim, S
    Kaltalioglu, E
    Zhang, B
    Marokkey, S
    Lin, Y
    Lee, K
    Zhu, H
    Weybright, A
    Rengarajan, R
    Ku, J
    Schiml, T
    Sudijono, J
    Yang, I
    Wann, C
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 661 - 664
  • [33] Slew-rate controlled 800Mbps Transmitter in 65nm CMOS
    Kamath, Anant S.
    Sinha, Vikas
    Chakravarty, Sujoy
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 193 - 196
  • [34] A 60GHz Direct-Conversion Transmitter in 65nm CMOS Technology
    Takayama, Naoki
    Matsushita, Kouta
    Ito, Shogo
    Li, Ning
    Okada, Kenichi
    Matsuzawa, Akira
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 358 - 359
  • [35] Data Lane Design for Transmitter of 4.8Gbps Serdes in 65nm CMOS
    Wang, Peng
    Wang, Ziqiang
    Zhang, Chun
    Wang, Zhihua
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [36] A bandgap reference in 65nm CMOS
    Zhang Jun-an
    Li Guang-jun
    Yan Bo
    Luo Pu
    Yang Yu-jun
    Zhang Rui-tao
    Li Xi
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [37] A Low-Power VCO based ADC with asynchronous sigma-delta modulator in 65nm CMOS
    Zhang, Jili
    Wang, Chenluan
    Diao, Shengxi
    Lin, Fujiang
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 38 - 39
  • [38] High performance CMOS variability in the 65nm regime and beyond
    Nassif, Sani
    Bernstein, Kerry
    Frank, David J.
    Gattiker, Anne
    Haensch, Wilfried
    Ji, Brian L.
    Nowak, Ed
    Pearson, Dale
    Rohrer, Norman J.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 569 - 571
  • [39] Temperature sensor design in a high volume 6 manufacturing 65nm CMOS digital process
    Duarte, David E.
    Geannopoulos, George
    Mughal, Usman
    Wong, Keng L.
    Taylor, Greg
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 221 - 224
  • [40] A low power GPS/Galileo/GLONASS receiver in 65nm CMOS
    Kim, Huijung
    Choi, Jeong-Hyun
    Lee, Sang-Yun
    Kim, Taewan
    Kim, Jung-woo
    Bae, Jong-Dae
    Yi, Chaehag
    Moon, Hyunwon
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 241 - 244
12345