A high-speed, programmable, CSD coefficient FIR filter

被引：2

作者：

Tang, ZW ^{[1
]}

Zhang, ZP ^{[1
]}

Zhang, J ^{[1
]}

Min, H ^{[1
]}

机构：

[1] Fudan Univ, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China

来源：

2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS | 2001年

关键词：

terms-finite impulse response filter; application specific integrated circuit; canonic signed-digit encode; booth multiplier; wallace adder tree;

D O I：

10.1109/ICASIC.2001.982584

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new high-speed, programmable FIR filter is present, which is a multiplierless filter with CSD encoding coefficients. With this encoding scheme, the speed of filter is improved and the area Is optimized. In order to make this filter more applicable, we employ a new programmable CSD encoding structure to make CSD coefficients programmable. In the end of this paper, we design a 10-bits, 18 taps video luminance filter with the filter structure we present. The completed filter core occupies 6.8x6.8 mm(2) of silicon area in Wu-Xi Shanghua 0.6-mum 2P2M CMOS technology, and its maximum work frequency is 100MHz.

引用

页码：397 / 400

页数：4

共 50 条

[21] A HIGH-SPEED PROGRAMMABLE CMOS INTERFACE SYSTEM COMBINING D/A CONVERSION AND FIR FILTERING
HENRIQUES, BG
FRANCA, JE
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (08) : 972 - 977
[22] High-speed programmable CMOS interface system combining D/A conversion and FIR filtering
Henriques, Bernardo G.
Franca, Jose E.
[J]. IEEE Journal of Solid-State Circuits, 1994, 29 (08): : 972 - 977
[23] Realization of high speed for FIR filter
Yuan, Jing
Gao, Yong
[J]. Shuju Caiji Yu Chuli/Journal of Data Acquisition and Processing, 2006, 21 (01): : 118 - 122
[24] HIGH-SPEED PROGRAMMABLE MULTIFUNCTION SYNCHRONIZER
ABRAMOVICH, DI
BUTSKII, VV
ZALUZHNYI, AA
NAUMOV, NV
[J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1984, 27 (04) : 887 - 889
[25] High-speed programmable optical attenuator
Riza, NA
Yaqoob, Z
[J]. ADVANCES IN OPTICAL INFORMATION PROCESSING IX, 2000, 4046 : 96 - 100
[26] FIR filter optimisation as pre-emphasis of high-speed backplane data transmission
Li, M
Wang, S
Tao, Y
Kwasniewski, T
[J]. ELECTRONICS LETTERS, 2004, 40 (14) : 912 - 913
[27] Bit-level optimized FIR filter architectures for high-speed decimation applications
Blad, Anton
Gustafsson, Oscar
[J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1914 - 1917
[28] FIR filter optimization as pre-emphasis of high-speed backplane data transmission
Li, M
Kwasniewski, T
Wang, SJ
Tao, YM
[J]. 2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 773 - 776
[29] A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm
Meher, Pramod K.
Maheshwari, Megha
[J]. 2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 121 - 124
[30] Design of CSD Coefficient FIR Filters Using ACO
Sasahara, Tomohiro
Suyama, Kenji
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (08) : 1615 - 1622

← 1 2 3 4 5 →