A low-power low-offset dynamic comparator for analog to digital converters

被引:45
|
作者
Hassanpourghadi, Mohsen [1 ]
Zamani, Milad [1 ]
Sharifkhani, Mohammad [1 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Comparator; Low-offset; Low-power; Analog to digital Converters; HIGH-SPEED; ADC;
D O I
10.1016/j.mejo.2013.11.012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A comparator comprises a cross coupled circuit which produces a positive feedback. In conventional comparators, the mismatch between the cross coupled circuits determines the trade-off between the speed, offset and the power consumption of the comparator. A new low-offset low-power dynamic comparator for analog-to-digital converters is introduced. The comparator benefits from two stages and two operational phases to reduce the offset voltage caused by the mismatch effect inside the positive feedback circuit. Rigorous statistical analysis yields the input referred offset voltage and the delay of the comparator based on the circuit random parameters. The derivations are verified with exhaustive Monte-Carlo simulations at various corner cases of the process. A comparison between typical comparator and the proposed comparator in 180 nm and 90 nm has been made. The power consumption of the proposed comparator is about 44% of the conventional and its offset voltage is at least one-third of other mentioned conventional comparators. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:256 / 262
页数:7
相关论文
共 50 条
  • [1] A High-Speed, Low-Offset and Low-Power Differential Comparator for Analog to Digital Converters
    Nasrollahpour, Mehdi
    Yen, Chi-Hsien
    Hamedi-hagh, Sotoudeh
    [J]. PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 220 - 221
  • [2] A low-power dynamic comparator for low-offset applications
    Khorami, Ata
    Saeidi, Roghayeh
    Sachdev, Manoj
    Sharifkhani, Mohammad
    [J]. INTEGRATION-THE VLSI JOURNAL, 2019, 69 : 23 - 30
  • [3] A low offset low power CMOS dynamic comparator for analog to digital converters
    Huijing, Yang
    Shichang, Li
    Mingyuan, Ren
    [J]. INTEGRATION-THE VLSI JOURNAL, 2023, 91 : 136 - 143
  • [4] A Low-Offset Dynamic Comparator with Area-Efficient and Low-Power Offset Cancellation
    Zhong, Xiaopeng
    Bermak, Amine
    Tsui, Chi-Ying
    [J]. 2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 148 - 153
  • [5] Low-power and low-offset comparator using latch load
    Jung, Y.
    Lee, S.
    Chae, J.
    Temes, G. C.
    [J]. ELECTRONICS LETTERS, 2011, 47 (03) : 167 - U649
  • [6] An Improved Low-offset and Low-power Design of Comparator for Flash ADC
    Zhang Shuo
    Wang Zongmin
    Zhou Liang
    [J]. ADVANCED MATERIALS, MECHANICS AND INDUSTRIAL ENGINEERING, 2014, 598 : 365 - 370
  • [7] An Ultra Low-power Low-offset Double-tail Comparator
    Khorami, Ata
    Saeidi, Roghayeh
    Sharifkhani, Mohammad
    Taherinejad, Nima
    [J]. 2019 17TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2019,
  • [8] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
    HeungJun Jeon
    Yong-Bin Kim
    [J]. Analog Integrated Circuits and Signal Processing, 2012, 70 : 337 - 346
  • [9] A novel low-power, low-offset, and high-speed CMOS dynamic latched comparator
    Jeon, HeungJun
    Kim, Yong-Bin
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 70 (03) : 337 - 346
  • [10] A Low-power High-speed Comparator For Analog To Digital Converters
    Khorami, Ata
    Dastjerdi, Mahmood Baraani
    Ahmadi, Ali Fotowat
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2010 - 2013