A low-power low-offset dynamic comparator for analog to digital converters

被引:45
|
作者
Hassanpourghadi, Mohsen [1 ]
Zamani, Milad [1 ]
Sharifkhani, Mohammad [1 ]
机构
[1] Sharif Univ Technol, Dept Elect Engn, Tehran, Iran
关键词
Comparator; Low-offset; Low-power; Analog to digital Converters; HIGH-SPEED; ADC;
D O I
10.1016/j.mejo.2013.11.012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A comparator comprises a cross coupled circuit which produces a positive feedback. In conventional comparators, the mismatch between the cross coupled circuits determines the trade-off between the speed, offset and the power consumption of the comparator. A new low-offset low-power dynamic comparator for analog-to-digital converters is introduced. The comparator benefits from two stages and two operational phases to reduce the offset voltage caused by the mismatch effect inside the positive feedback circuit. Rigorous statistical analysis yields the input referred offset voltage and the delay of the comparator based on the circuit random parameters. The derivations are verified with exhaustive Monte-Carlo simulations at various corner cases of the process. A comparison between typical comparator and the proposed comparator in 180 nm and 90 nm has been made. The power consumption of the proposed comparator is about 44% of the conventional and its offset voltage is at least one-third of other mentioned conventional comparators. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:256 / 262
页数:7
相关论文
共 50 条
  • [21] A High-Speed and Low-Offset Dynamic Latch Comparator
    Rahman, Labonnah Farzana
    Reaz, Mamun Bin Ibne
    Yin, Chia Chieu
    Marufuzzaman, Mohammad
    Rahman, Mohammad Anisur
    [J]. SCIENTIFIC WORLD JOURNAL, 2014,
  • [22] An adaptive analog-to-digital converter based on low-power dynamic latch comparator
    Zhang, Zhaohui
    Zhong, Peixin
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005), 2005, : 397 - 402
  • [23] A 19 fJ/op, Low-Offset StrongARM Latch Comparator for Low-Power High-Speed Applications
    Alshehri, Abdullah
    Salama, Khaled
    Fariborzi, Hossein
    [J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [24] A Low-Offset Latched Comparator Using Zero-Static Power Dynamic Offset Cancellation Technique
    Miyahara, Masaya
    Matsuzawa, Akira
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 233 - 236
  • [25] High-speed, low-power and low-offset fully differential double-tail dynamic comparator using charge sharing technique
    Chaudhary, Sanchita
    Pandey, Rishikesh
    [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2020, 45 (01):
  • [26] High-speed, low-power and low-offset fully differential double-tail dynamic comparator using charge sharing technique
    Sanchita Chaudhary
    Rishikesh Pandey
    [J]. Sādhanā, 2020, 45
  • [27] Low-Offset High-Speed CMOS Dynamic Voltage Comparator
    Gandhi, Priyesh P.
    Devashrayee, Niranjan M.
    [J]. INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 209 - 217
  • [29] OFFSET-COMPENSATED LOW-POWER CURRENT COMPARATOR
    PALMISANO, G
    PALUMBO, G
    [J]. ELECTRONICS LETTERS, 1994, 30 (20) : 1637 - 1639
  • [30] A high-efficient dynamic comparator with low-offset in weak inversion region
    Fan, Hua
    Lei, Peng
    Yang, Jingxuan
    Feng, Quanyuan
    Wei, Qi
    Su, Huaying
    Wang, Guosong
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (01) : 175 - 183