Physics-based device models for nanoscale double-gate MOSFETs

被引:3
|
作者
Chen, Q [1 ]
Wang, L [1 ]
Meindl, JD [1 ]
机构
[1] Georgia Inst Technol, Microelect Res Ctr, Atlanta, GA 30332 USA
关键词
D O I
10.1109/ICICDT.2004.1309911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Compact, physics-based models of subthreshold swing and threshold voltage ate presented for undoped double-gate (DG) MOSFETs in symmetric, asymmetric, and ground-plane modes of operation. Applying the new device models, a novel scale-length based methodology is demonstrated to comprehensively and exhaustively investigate threshold voltage variations in DG MOSFETs. In light of ultra-thin silicon film used as the channel and possible introduction of high-permittivity gate dielectrics, physical, analytical models of quantum mechanical effects, gate direct tunneling current, and fringe-induced barrier lowering effect are developed to assess their impact on DG MOSFET scalability. Scaling limits projections indicate that individual DG MOSFETs with good turn-off behavior are feasible at 10nm scale; however, practical exploitation of these devices toward gigascale integrated systems requires significant improvement in process control.
引用
收藏
页码:73 / 79
页数:7
相关论文
共 50 条
  • [41] 2-D Physics-Based Compact DC Modeling of Double-Gate Tunnel-FETs
    Horst, Fabian
    Farokhnejad, Atieh
    Zhao, Qing-Tai
    Iniguez, Benjamin
    Kloes, Alexander
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 132 - 138
  • [42] Ultimately thin double-gate SOI MOSFETs
    Ernst, T
    Cristoloveanu, S
    Ghibaudo, G
    Ouisse, T
    Horiguchi, S
    Ono, Y
    Takahashi, Y
    Murase, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (03) : 830 - 838
  • [43] Double-gate MOSFETs: Performance and technology options
    Cristoloveanu, S
    Allibert, F
    Zaslavsky, A
    [J]. 2001 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, PROCEEDINGS, 2001, : 459 - 460
  • [44] Monte Carlo simulations of double-gate MOSFETs
    Kathawala, GA
    Winstead, B
    Ravaioli, U
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2467 - 2473
  • [45] Top contacts for vertical double-gate MOSFETs
    Moers, J
    Trellenkamp, S
    Goryll, M
    Marso, A
    van der Hart, A
    Hogg, S
    Mantl, S
    Kordos, P
    Lüth, H
    [J]. MICROELECTRONIC ENGINEERING, 2002, 64 (1-4) : 465 - 471
  • [46] SCALING THEORY FOR DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (12) : 2326 - 2329
  • [47] Extraction and modeling of physics-based gate resistance components in RF MOSFETs
    Kang, M
    Kang, IM
    Shin, H
    [J]. 2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 218 - +
  • [48] Explicit model for the gate tunneling current in double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    [J]. SOLID-STATE ELECTRONICS, 2012, 68 : 93 - 97
  • [49] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Wang, Wenping
    He, Jin
    Chan, Mansun
    [J]. JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (12) : 10480 - 10484
  • [50] A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation
    Zhang, Lining
    Zhou, Xingye
    Xu, Yiwen
    Chen, Lin
    Zhou, Wang
    Li, Yingxue
    He, Frank
    Chan, Mansun
    [J]. INEC: 2010 3RD INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1 AND 2, 2010, : 1130 - 1131