A multi-standard reconfigurable Viterbi Decoder using embedded FPGA blocks

被引：0

作者：

Bissi, Lucia ^{[1
]}

Placidi, Pisana ^{[1
]}

Baruffa, Giuseppe ^{[1
]}

Scorzoni, Andrea

机构：

[1] Univ Perugia, Dipartimento Ingn Elettron & Informaz, Via G Duranti 93, I-06125 Perugia, Italy

来源：

DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a Viterbi Decoder (VD) architecture for a reprogrammable data transmission system, implemented using a Field Programmable Gate Array (FPGA) device. This VD has been conceived as a building block of a Software Defined Radio (SDR) mobile transceiver, reconfigurable on user request and capable to provide agility in choosing between different standards. UMTS and GPRS standards decoding is achieved by choosing different coding rates and constraint lengths, and the possibility to switch, at run time, between them guarantees a high degree of reconfigurability. The architecture has been tested and verified with a Xilinx XC2V2000 FPGA, to provide a generalized co-simulation/co-design testbed. The results show that this decoder can sustain an uncoded data rate of about 2 Mbps, with an area occupation of 45% due to the efficient resource reuse.

引用

页码：146 / +

页数：2

共 50 条

[31] FPGA based multi-standard configurable FSK demodulator
Azmi, H
Elsimary, H
Youssef, MI
Safwat, A
INTEGRATION-THE VLSI JOURNAL, 2003, 36 (03) : 145 - 154
[32] A SDR Architecture based on FPGA for Multi-standard Transmitter
Bautista-Contreras, B.
Parra-Michel, R.
Carrasco-Alvarez, R.
Romero-Aguirre, E.
2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2013, : 1266 - 1269
[33] Design of a Reconfigurable Mixer for Multi-mode Multi-standard Receivers
Gu, Cheng-jie
Fan, Xiang-ning
Bao, Kuan
Hua, Zai-jun
MATERIALS, MACHINES AND DEVELOPMENT OF TECHNOLOGIES FOR INDUSTRIAL PRODUCTION, 2014, 618 : 553 - 557
[34] Optimization of Reconfigurable Multi-core SOCs for Multi-standard Applications
Ahmadinia, Ali
Arslan, Tughrul
Canque, Hernando Fernandez
KNOWLEDGE-BASED AND INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT II, PROCEEDINGS, 2009, 5712 : 515 - +
[35] FPGA architectures, reconfigurable fabric, embedded blocks and design tools
1600, Springer Verlag (294): : 3 - 41
[36] An Area-Efficient LDPC Decoder For Multi-Standard With Conflict Resolution
Zhou, Changsheng
Ge, Yunlong
Chen, Xubin
Chen, Yun
Zeng, Xiaoyang
ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 105 - 112
[37] A reconfigurable wireless superheterodyne receiver for multi-standard communication systems
Wang, Qing
Wu, Yongle
Qi, Yue
Wang, Weimin
INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (05) : 882 - 897
[38] VLSI implementation of multi-standard LDPC decoder based on SIMD architecture
Huang, Shuangqu
Xiang, Bo
Bao, Dan
Chen, Yun
Zeng, Xiaoyang
Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2010, 47 (07): : 1313 - 1320
[39] Reconfigurable motion estimation architecture for multi-standard video compression
Lu, Liang
McCanny, John V.
Sezer, Sakir
2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 253 - 259
[40] A New Powerful Scalable Generic Multi-Standard LDPC Decoder Architecture
Charot, Francois
Wolinski, Christophe
Fau, Nicolas
Hamon, Francois
PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 314 - +

← 1 2 3 4 5 →