A multi-standard reconfigurable Viterbi Decoder using embedded FPGA blocks

被引：0

作者：

Bissi, Lucia ^{[1
]}

Placidi, Pisana ^{[1
]}

Baruffa, Giuseppe ^{[1
]}

Scorzoni, Andrea

机构：

[1] Univ Perugia, Dipartimento Ingn Elettron & Informaz, Via G Duranti 93, I-06125 Perugia, Italy

来源：

DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents a Viterbi Decoder (VD) architecture for a reprogrammable data transmission system, implemented using a Field Programmable Gate Array (FPGA) device. This VD has been conceived as a building block of a Software Defined Radio (SDR) mobile transceiver, reconfigurable on user request and capable to provide agility in choosing between different standards. UMTS and GPRS standards decoding is achieved by choosing different coding rates and constraint lengths, and the possibility to switch, at run time, between them guarantees a high degree of reconfigurability. The architecture has been tested and verified with a Xilinx XC2V2000 FPGA, to provide a generalized co-simulation/co-design testbed. The results show that this decoder can sustain an uncoded data rate of about 2 Mbps, with an area occupation of 45% due to the efficient resource reuse.

引用

页码：146 / +

页数：2

共 50 条

[21] Definition of a reconfigurable and modular multi-standard navigation receiver
D. Avagnina
F. Dovis
A. Gramazio
P. Mulassano
GPS Solutions, 2003, 7 (1) : 33 - 40
[22] RF Transceiver Concepts for Reconfigurable and Multi-Standard Radio
Sanduleanu, Mihai A. T.
Vidojkovic, Maja
EUWIT: 2008 EUROPEAN WIRELESS TECHNOLOGY CONFERENCE, 2008, : 29 - +
[23] Research and Design of an Efficient Multi-standard Video Decoder Architecture
Liu H.
Wang Z.
Liang L.
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2019, 46 (10): : 117 - 124
[24] A configurable common filterbank processor for multi-standard audio decoder
Tsai, Tsung-Han
Liu, Chun-Nan
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (09) : 1913 - 1923
[25] SINGLE-CHIP MULTI-STANDARD COLOUR DECODER.
Smaal, Andries C.
Electronic components & applications, 1985, 7 (01): : 24 - 36
[26] A multi-standard set-top box channel decoder
Sohi, N
Gulak, PG
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 295 - 304
[27] A MULTI-STANDARD VIDEO DECODER FOR HIGH DEFINITION VIDEO APPLICATIONS
Chien, Cheng-An
Chien, Chih-Da
Chu, Jui-Chin
Guo, Jiun-In
Cheng, Ching-Hwa
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1933 - 1933
[28] Parameterized Area-Efficient Multi-standard Turbo Decoder
Murugappa, Purushotham
Baghdadi, Amer
Jezequel, Michel
DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 109 - 114
[29] Dynamically reconfigurable entropy coder for multi-standard video adaptation using FaRM
Duhem, F.
Marques, N.
Muller, F.
Rabah, H.
Weber, S.
Lorenzini, P.
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (01) : 1 - 8
[30] A reconfigurable multi-standard channelizer using QMF trees for software radio receivers
Vinod, AP
Lai, EMK
Premkumar, AB
Lau, CT
PIMRC 2003: 14TH IEEE 2003 INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS PROCEEDINGS, VOLS 1-3 2003, 2003, : 119 - 123

← 1 2 3 4 5 →