共 50 条
- [1] Research and Design of an Efficient Multi-standard Video Decoder Architecture [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2019, 46 (10): : 117 - 124
- [2] Multi-standard video decoder using configurable microprocessor technology [J]. 2008 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, 2008, : 5 - +
- [3] Design of transform and quantization circuit for multi-standard integrated video decoder [J]. 2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 181 - 186
- [5] A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 253 - 260
- [6] VLSI Design to Unify IDCT and IQ Circuit for Multi-standard Video Decoder [J]. PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 69 - 72
- [7] MULTI-STANDARD VIDEO FRONT END [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1991, 37 (03) : 190 - 196
- [8] Design of Area-efficient Unified Transform Circuit for Multi-standard Video Decoder [J]. 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 369 - 372