Performance-driven routing with multiple sources

被引:3
|
作者
Cong, J
Madden, PH
机构
[1] Computer Science Department, University of California, Los Angeles
基金
美国国家科学基金会;
关键词
interconnections; interconnect topology optimization; layout; minimum diameter routing tree; multisource routing tree; rectilinear arborescience; Steiner tree;
D O I
10.1109/43.602477
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Existing routing problems for delay minimization consider the connection of a single source node to a number of sink nodes, with the objective of minimizing the delay from the source to all sinks, or a set of critical sinks, In this paper, we study the problem of routing nets with multiple sources, such as those found in signal husses. This new model assumes that each node in a net may be a source, a sink, or both, The objective is to optimize the routing topology to minimize the total weighted delay between ail node pairs (or a subset of critical node pairs). We present a heuristic algorithm for the multiple-source performance-driven routing tree problem based on efficient construction of minimum-diameter minimum-cost Steiner trees. Experimental results on random nets with submicrometer CMOS IC and MCM technologies show an average of 12.6% and 21% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies. Experimental results on multisource nets extracted from an Intel processor show as much as a 16.1% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies.
引用
收藏
页码:410 / 419
页数:10
相关论文
共 50 条
  • [1] Performance-driven interconnect global routing
    Wang, DS
    Kuh, ES
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 132 - 136
  • [2] PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING
    CONG, JS
    KAHNG, AB
    ROBINS, G
    SARRAFZADEH, M
    WONG, CK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) : 739 - 752
  • [3] New performance-driven FPGA routing algorithms
    Alexander, MJ
    Robins, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) : 1505 - 1517
  • [4] A performance-driven I/O pin routing algorithm
    Wang, DS
    Zhang, P
    Cheng, CK
    Sen, A
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 129 - 132
  • [5] Performance-driven simultaneous placement and routing for FPGA's
    Nag, SK
    Rutenbar, RA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (06) : 499 - 518
  • [6] Parallel genetic algorithm for performance-driven VLSI routing
    Lienig, Jens
    IEEE Transactions on Evolutionary Computation, 1997, 1 (01): : 29 - 39
  • [7] A fast crosstalk- and performance-driven multilevel routing system
    Ho, TY
    Chang, YW
    Chen, SJ
    Lee, DT
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 382 - 387
  • [8] A NEW PERFORMANCE-DRIVEN GLOBAL ROUTING ALGORITHM FOR GATE ARRAY
    XUE, TX
    FUJII, T
    KUH, ES
    VLSI 93, 1994, 42 : 321 - 330
  • [9] Table-lookup methods for improved performance-driven routing
    Lillis, J
    Buch, P
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 368 - 373
  • [10] Performance-driven Routing Tree Construction with Buffer Insertion and Wire Sizing
    祁昶
    王高峰
    Journal of Shanghai Jiaotong University, 2008, (01) : 46 - 51