PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING

被引:89
|
作者
CONG, JS
KAHNG, AB
ROBINS, G
SARRAFZADEH, M
WONG, CK
机构
[1] IBM CORP,THOMAS J WATSON RES CTR,DEPT COMP SCI,ULSI DESIGN ALGORITHMS GRP,YORKTOWN HTS,NY 10598
[2] NORTHWESTERN UNIV,DEPT ELECT ENGN & COMP SCI,EVANSTON,IL 60208
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.137519
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a provably good performance-driven global routing algorithm for both cell-based and building-block design. The approach is based on a new bounded-radius minimum routing tree formulation. We first present several heuristics with good performance, based on an analog of Prim's minimum spanning tree construction. Next, we give an algorithm which simultaneously minimizes both routing cost and the longest interconnection path, so that both are bounded by small constant factors away from optimal. This method is based on the following two results. First, for any given value of a parameter epsilon, we can construct a routing tree with longest interconnection path length at most (1 + epsilon).R, and with cost at most (1 + (2/epsilon)) times the minimum spanning tree weight. Moreover, for Steiner global routing in arbitrary weighted graphs, we achieve longest path length at most (1 + epsilon).R, with wiring cost within a factor 2.(1 + (2/epsilon)) of the optimal Steiner tree cost. In both cases, R is the minimum possible length from the source to the furthest sink. We also show that geometry helps in routing: in the Manhattan plane, the total wire length for Steiner routing improves to 3/2.(1 + (1/epsilon)) times the optimal Steiner tree cost, while in the Euclidean plane, the total cost is further reduced to (2/square-root 3).(1 + (1/epsilon)) times optimal. Furthermore, our method generalizes to the case where varying wire length bounds are prescribed for different source-sink paths. Extensive simulations confirm that this approach works well, using a large set of examples which reflect both cell-based and building-block layout styles.
引用
收藏
页码:739 / 752
页数:14
相关论文
共 50 条
  • [1] Performance-driven interconnect global routing
    Wang, DS
    Kuh, ES
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 132 - 136
  • [2] A NEW PERFORMANCE-DRIVEN GLOBAL ROUTING ALGORITHM FOR GATE ARRAY
    XUE, TX
    FUJII, T
    KUH, ES
    VLSI 93, 1994, 42 : 321 - 330
  • [3] Provably good global routing of integrated circuits
    Lengauer, T
    Lügering, M
    SIAM JOURNAL ON OPTIMIZATION, 2000, 11 (01) : 1 - 30
  • [4] Key technologies and related research work of performance-driven global routing
    Jing, Tong
    Hong, Xian-Long
    Cai, Yi-Ci
    Bao, Hai-Yun
    Xu, Jing-Yu
    Ruan Jian Xue Bao/Journal of Software, 2001, 12 (05): : 677 - 688
  • [5] Performance-driven routing with multiple sources
    Cong, J
    Madden, PH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 410 - 419
  • [6] New performance-driven FPGA routing algorithms
    Alexander, MJ
    Robins, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) : 1505 - 1517
  • [7] A performance-driven global routing algorithm with wire-sizing and buffer-insertion
    Deguchi, T
    Koide, T
    Wakabayashi, S
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 121 - 124
  • [8] A provably good algorithm for high performance bus routing
    Ozdal, MM
    Wong, MDF
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 830 - 837
  • [9] A performance-driven I/O pin routing algorithm
    Wang, DS
    Zhang, P
    Cheng, CK
    Sen, A
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 129 - 132
  • [10] Performance-driven simultaneous placement and routing for FPGA's
    Nag, SK
    Rutenbar, RA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (06) : 499 - 518