PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING

被引:89
|
作者
CONG, JS
KAHNG, AB
ROBINS, G
SARRAFZADEH, M
WONG, CK
机构
[1] IBM CORP,THOMAS J WATSON RES CTR,DEPT COMP SCI,ULSI DESIGN ALGORITHMS GRP,YORKTOWN HTS,NY 10598
[2] NORTHWESTERN UNIV,DEPT ELECT ENGN & COMP SCI,EVANSTON,IL 60208
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.137519
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a provably good performance-driven global routing algorithm for both cell-based and building-block design. The approach is based on a new bounded-radius minimum routing tree formulation. We first present several heuristics with good performance, based on an analog of Prim's minimum spanning tree construction. Next, we give an algorithm which simultaneously minimizes both routing cost and the longest interconnection path, so that both are bounded by small constant factors away from optimal. This method is based on the following two results. First, for any given value of a parameter epsilon, we can construct a routing tree with longest interconnection path length at most (1 + epsilon).R, and with cost at most (1 + (2/epsilon)) times the minimum spanning tree weight. Moreover, for Steiner global routing in arbitrary weighted graphs, we achieve longest path length at most (1 + epsilon).R, with wiring cost within a factor 2.(1 + (2/epsilon)) of the optimal Steiner tree cost. In both cases, R is the minimum possible length from the source to the furthest sink. We also show that geometry helps in routing: in the Manhattan plane, the total wire length for Steiner routing improves to 3/2.(1 + (1/epsilon)) times the optimal Steiner tree cost, while in the Euclidean plane, the total cost is further reduced to (2/square-root 3).(1 + (1/epsilon)) times optimal. Furthermore, our method generalizes to the case where varying wire length bounds are prescribed for different source-sink paths. Extensive simulations confirm that this approach works well, using a large set of examples which reflect both cell-based and building-block layout styles.
引用
收藏
页码:739 / 752
页数:14
相关论文
共 50 条
  • [41] Performance-driven board-level routing for FPGA-based logic emulation
    Mak, WK
    Wong, DF
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 199 - 201
  • [42] A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips
    Huang, Tsung-Wei
    Ho, Tsung-Yi
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 445 - 450
  • [43] Performance-Driven Dual-Rail Routing Architecture for Structured ASIC Design Style
    Chen, Fu-Wei
    Liu, Yi-Yu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (12) : 2046 - 2051
  • [44] Performance-driven transit funding model
    Sousa, P
    Miller, EJ
    TRANSIT: PLANNING, MANAGEMENT AND MAINTENANCE, TECHNOLOGY, MARKETING AND FARE POLICY, AND CAPACITY AND QUALTIY OF SEVICE, 2005, 1927 : 73 - 81
  • [45] Task scheduling using performance-driven
    Yuan, JB
    Ding, SL
    Ju, JB
    Hu, L
    Proceedings of 2005 International Conference on Machine Learning and Cybernetics, Vols 1-9, 2005, : 3899 - 3904
  • [47] Efficient performance-driven layout algorithm
    Chen, Yunkang
    Cao, Jian
    Xu, Hong
    Xu, Dongmin
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1995, 35 (01): : 10 - 16
  • [48] Performance-driven software model refactoring
    Arcelli, Davide
    Cortellessa, Vittorio
    Di Pompeo, Daniele
    INFORMATION AND SOFTWARE TECHNOLOGY, 2018, 95 : 366 - 397
  • [49] Design of a Performance-Driven PID Controller
    Yamamoto, Toru
    Kinoshita, Takuya
    Ohnishi, Yoshihiro
    Shah, Sirish L.
    2017 6TH INTERNATIONAL SYMPOSIUM ON ADVANCED CONTROL OF INDUSTRIAL PROCESSES (ADCONIP), 2017, : 553 - 558
  • [50] Performance-driven scheduling of behavioural specifications
    Molina, M. C.
    Ruiz-Sautua, R.
    Garcia-Repetto, P.
    Mendias, J. M.
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (03) : 294 - 303