Performance-driven routing with multiple sources

被引:3
|
作者
Cong, J
Madden, PH
机构
[1] Computer Science Department, University of California, Los Angeles
基金
美国国家科学基金会;
关键词
interconnections; interconnect topology optimization; layout; minimum diameter routing tree; multisource routing tree; rectilinear arborescience; Steiner tree;
D O I
10.1109/43.602477
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Existing routing problems for delay minimization consider the connection of a single source node to a number of sink nodes, with the objective of minimizing the delay from the source to all sinks, or a set of critical sinks, In this paper, we study the problem of routing nets with multiple sources, such as those found in signal husses. This new model assumes that each node in a net may be a source, a sink, or both, The objective is to optimize the routing topology to minimize the total weighted delay between ail node pairs (or a subset of critical node pairs). We present a heuristic algorithm for the multiple-source performance-driven routing tree problem based on efficient construction of minimum-diameter minimum-cost Steiner trees. Experimental results on random nets with submicrometer CMOS IC and MCM technologies show an average of 12.6% and 21% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies. Experimental results on multisource nets extracted from an Intel processor show as much as a 16.1% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies.
引用
收藏
页码:410 / 419
页数:10
相关论文
共 50 条
  • [21] Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design
    Chi, Hao-Yu
    Chang, Han-Chung
    Yang, Chih-Hsin
    Liu, Chien-Nan
    Jou, Jing-Yang
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1218 - 1223
  • [22] A performance-driven logic emulation system: FPGA network design and performance-driven partitioning
    Kim, CH
    Shin, HC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (05) : 560 - 568
  • [23] PERFORMANCE-DRIVEN BENEFITS AT CRSS
    MURINO, C
    PERSONNEL JOURNAL, 1989, 68 (12) : 64 - 64
  • [24] Performance-driven facial animation
    Williams, Lance
    Computer Graphics (ACM), 1990, 24 (04): : 235 - 242
  • [25] Performance-driven calibration of ERGO
    Vinod, Radhika
    Exarchakos, Georgios
    Antonopoulos, Nick
    PEER-TO-PEER NETWORKING AND APPLICATIONS, 2010, 3 (01) : 3 - 16
  • [26] Performance-driven calibration of ERGO
    Radhika Vinod
    Georgios Exarchakos
    Nick Antonopoulos
    Peer-to-Peer Networking and Applications, 2010, 3 : 3 - 16
  • [27] Performance-driven Macrocell placement
    Mackey, CA
    Carothers, JD
    CONFERENCE PROCEEDINGS OF THE 1996 IEEE FIFTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, 1996, : 427 - 433
  • [28] Performance-driven processor allocation
    Corbalan, J
    Martorell, X
    Labarta, J
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (07) : 599 - 611
  • [29] Performance-driven processor allocation
    Corbalán, J
    Martorell, X
    Labarta, J
    USENIX ASSOCIATION PROCEEDINGS OF THE FOURTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, 2000, : 59 - 71
  • [30] Performance-driven interconnection allocation
    Mezhoud, A
    Dufourd, JC
    Darbel, N
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 1293 - 1296