Performance-driven routing with multiple sources

被引:3
|
作者
Cong, J
Madden, PH
机构
[1] Computer Science Department, University of California, Los Angeles
基金
美国国家科学基金会;
关键词
interconnections; interconnect topology optimization; layout; minimum diameter routing tree; multisource routing tree; rectilinear arborescience; Steiner tree;
D O I
10.1109/43.602477
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Existing routing problems for delay minimization consider the connection of a single source node to a number of sink nodes, with the objective of minimizing the delay from the source to all sinks, or a set of critical sinks, In this paper, we study the problem of routing nets with multiple sources, such as those found in signal husses. This new model assumes that each node in a net may be a source, a sink, or both, The objective is to optimize the routing topology to minimize the total weighted delay between ail node pairs (or a subset of critical node pairs). We present a heuristic algorithm for the multiple-source performance-driven routing tree problem based on efficient construction of minimum-diameter minimum-cost Steiner trees. Experimental results on random nets with submicrometer CMOS IC and MCM technologies show an average of 12.6% and 21% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies. Experimental results on multisource nets extracted from an Intel processor show as much as a 16.1% reduction in the maximum interconnect delay, when compared with conventional minimum Steiner tree based topologies.
引用
收藏
页码:410 / 419
页数:10
相关论文
共 50 条
  • [31] Performance-driven board-level routing for FPGA-based logic emulation
    Mak, WK
    Wong, DF
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 199 - 201
  • [32] A performance-driven global routing algorithm with wire-sizing and buffer-insertion
    Deguchi, T
    Koide, T
    Wakabayashi, S
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 121 - 124
  • [33] A Fast Routability- and Performance-Driven Droplet Routing Algorithm for Digital Microfluidic Biochips
    Huang, Tsung-Wei
    Ho, Tsung-Yi
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 445 - 450
  • [34] Performance-Driven Dual-Rail Routing Architecture for Structured ASIC Design Style
    Chen, Fu-Wei
    Liu, Yi-Yu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (12) : 2046 - 2051
  • [35] Performance-driven transit funding model
    Sousa, P
    Miller, EJ
    TRANSIT: PLANNING, MANAGEMENT AND MAINTENANCE, TECHNOLOGY, MARKETING AND FARE POLICY, AND CAPACITY AND QUALTIY OF SEVICE, 2005, 1927 : 73 - 81
  • [36] Task scheduling using performance-driven
    Yuan, JB
    Ding, SL
    Ju, JB
    Hu, L
    Proceedings of 2005 International Conference on Machine Learning and Cybernetics, Vols 1-9, 2005, : 3899 - 3904
  • [38] Efficient performance-driven layout algorithm
    Chen, Yunkang
    Cao, Jian
    Xu, Hong
    Xu, Dongmin
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 1995, 35 (01): : 10 - 16
  • [39] Performance-driven software model refactoring
    Arcelli, Davide
    Cortellessa, Vittorio
    Di Pompeo, Daniele
    INFORMATION AND SOFTWARE TECHNOLOGY, 2018, 95 : 366 - 397
  • [40] Design of a Performance-Driven PID Controller
    Yamamoto, Toru
    Kinoshita, Takuya
    Ohnishi, Yoshihiro
    Shah, Sirish L.
    2017 6TH INTERNATIONAL SYMPOSIUM ON ADVANCED CONTROL OF INDUSTRIAL PROCESSES (ADCONIP), 2017, : 553 - 558