An Automatic Parameterized Verification of FLASH Cache Coherence Protocol

被引:0
|
作者
Li, Yongjian [1 ]
Cao, Jialun [1 ,2 ]
Duan, Kaiqiang [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Software, State Key Lab Comp Sci, Beijing, Peoples R China
[2] Univ Chinese Acad Sci, Beijing, Peoples R China
关键词
parameterized verification; verification; formal method; FALSH;
D O I
10.1109/QRS.2018.00018
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
FLASH protocol is an industrial-scale cache coherence protocol, which is a challenging benchmark in the formal verification area. Verifying such protocol yields both scientific and commercial values. However, the complicated mechanism of protocols and the explosive searching states make it extremely hard to solve. An alternative solution is to carry out proof scripts combining manual work with a computer, which is adopted by most works in this area. However, this alternation makes the verification process neither effective nor rigorous. Therefore, in this paper, we elaborate the detailed process of how paraVerifier generates formal proofs automatically. It can generate a formal proof without manual works, and guarantee the rigorous correctness at the same time. Furthermore, we also illustrate the flow chart of READ and WRITE transactions in FLASH protocol, and analyze the semantics hiding behind the auto-searched invariants. We show that paraVerifier can not only automatically generate formal proofs, but offer comprehensive analyzing reports for better understanding.
引用
收藏
页码:47 / 58
页数:12
相关论文
共 50 条
  • [21] Automatic synthesis of cache-coherence protocol processors using Bluespec
    Dave, N
    Ng, MC
    Arvind
    [J]. Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2005, : 25 - 34
  • [22] Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors
    Kapoor, Hemangee K.
    Kanakala, Praveen
    Verma, Malti
    Das, Shirshendu
    [J]. JOURNAL OF SUPERCOMPUTING, 2013, 65 (02): : 771 - 796
  • [23] Formal verification of the HAL S1 System cache coherence protocol
    Hu, AJ
    Fujita, M
    Wilson, C
    [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 438 - 444
  • [24] Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors
    Hemangee K. Kapoor
    Praveen Kanakala
    Malti Verma
    Shirshendu Das
    [J]. The Journal of Supercomputing, 2013, 65 : 771 - 796
  • [25] Verification techniques for cache coherence protocols
    Pong, F
    Dubois, M
    [J]. ACM COMPUTING SURVEYS, 1997, 29 (01) : 82 - 126
  • [26] Automatic verification of parameterized data structures
    Deshmukh, Jyotirmoy V.
    Emerson, E. Allen
    Gupta, Prateek
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2006, 3920 : 27 - 41
  • [27] An Automatic Proving Approach to Parameterized Verification
    Li, Yongjian
    Duan, Kaiqiang
    Jansen, David N.
    Pang, Jun
    Zhang, Lijun
    Lv, Yi
    Cai, Shaowei
    [J]. ACM TRANSACTIONS ON COMPUTATIONAL LOGIC, 2018, 19 (04)
  • [28] Automatic abstraction for verification of parameterized systems
    Zhang, Long
    Qu, Wanxia
    Guo, Yang
    Li, Sikun
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 991 - 998
  • [29] Automatic verification of parameterized networks of processes
    Lesens, D
    Halbwachs, N
    Raymond, P
    [J]. THEORETICAL COMPUTER SCIENCE, 2001, 256 (1-2) : 113 - 144
  • [30] State space reduction in modeling checking parameterized cache coherence protocol by two-dimensional abstraction
    Guo, Yang
    Qu, Wanxia
    Zhang, Long
    Xu, Weixia
    [J]. JOURNAL OF SUPERCOMPUTING, 2012, 62 (02): : 828 - 854