共 50 条
- [21] Automatic synthesis of cache-coherence protocol processors using Bluespec [J]. Third ACM & IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2005, : 25 - 34
- [22] Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors [J]. JOURNAL OF SUPERCOMPUTING, 2013, 65 (02): : 771 - 796
- [23] Formal verification of the HAL S1 System cache coherence protocol [J]. INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 438 - 444
- [24] Design and formal verification of a hierarchical cache coherence protocol for NoC based multiprocessors [J]. The Journal of Supercomputing, 2013, 65 : 771 - 796
- [25] Verification techniques for cache coherence protocols [J]. ACM COMPUTING SURVEYS, 1997, 29 (01) : 82 - 126
- [26] Automatic verification of parameterized data structures [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, PROCEEDINGS, 2006, 3920 : 27 - 41
- [28] Automatic abstraction for verification of parameterized systems [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (06): : 991 - 998
- [30] State space reduction in modeling checking parameterized cache coherence protocol by two-dimensional abstraction [J]. JOURNAL OF SUPERCOMPUTING, 2012, 62 (02): : 828 - 854