共 50 条
- [42] Optimizing the Timing Center for High-Speed Parallel Buses 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 168 - 175
- [43] Board-Level Power Integrity Analysis for Complex High-Speed Printed Circuit Boards 2022 IEEE 26TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2022,
- [44] Simple Electronic Timing Device for High-Speed Cinematography JOURNAL OF THE SOCIETY OF MOTION PICTURE & TELEVISION ENGINEERS, 1955, 64 (01): : 35 - 38
- [47] HIGH-SPEED MULTIPORT STATIC RAM SILICON COMPILER PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 702 - 704
- [49] An escape routing framework for dense boards with high-speed design constraints ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 759 - 766
- [50] A two-layer bus routing algorithm for high-speed boards IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 99 - 105