Static timing analysis of high-speed boards

被引:1
|
作者
Chang, LL
机构
[1] Ascom Nexion Inc, Acton
关键词
D O I
10.1109/6.576012
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Static timing analysis is becoming an indispensable tool for the verification of integrated circuit designs. Less well-known is its applicability to the design of high-speed printed-circuit boards. Timing is the key to performance in today's designs. Given the soaring clock rates in the components of circuit boards, a faster transmission of signals from one component to another will improve system performance. It is impossible to analyze by hand every important signal path in a layout of any size but static timing analysis is exhaustive and therefore a convenient method of ensuring that the design meets its timing requirements.
引用
收藏
页码:67 / 74
页数:8
相关论文
共 50 条
  • [41] High-speed ΣΔ modulators with reduced timing jitter sensitivity
    Luschas, S
    Lee, HS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (11) : 712 - 720
  • [42] Optimizing the Timing Center for High-Speed Parallel Buses
    Oh, Dan
    Vaidyanath, Arun
    Madden, Chris
    Frans, Yohan
    Kim, Woopoung
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 168 - 175
  • [43] Board-Level Power Integrity Analysis for Complex High-Speed Printed Circuit Boards
    Kamran, Kamran
    Shahzad, Gul
    Mughal, M. Rizwan
    Ahmed, Fayyaz
    Khan, Bilal M.
    2022 IEEE 26TH WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2022,
  • [44] Simple Electronic Timing Device for High-Speed Cinematography
    Blake, Webster
    JOURNAL OF THE SOCIETY OF MOTION PICTURE & TELEVISION ENGINEERS, 1955, 64 (01): : 35 - 38
  • [45] A TIMING CALIBRATION TECHNIQUE FOR HIGH-SPEED MEMORY TEST
    HAMADA, M
    NISHIMURA, Y
    NIIRO, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (11) : 1377 - 1382
  • [46] HIGH-SPEED STATIC PROGRAMMABLE LOGIC ARRAY IN LOCMOS
    MAY, P
    SCHIERECK, FC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) : 365 - 369
  • [47] HIGH-SPEED MULTIPORT STATIC RAM SILICON COMPILER
    HANA, HH
    HUSSAIN, SJ
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 702 - 704
  • [48] An evolutionary design methodology of printed circuit boards for high-speed VLSIs
    Yasunaga, Moritoshi
    Yoshihara, Ikuo
    ARTIFICIAL LIFE AND ROBOTICS, 2016, 21 (02) : 171 - 176
  • [49] An escape routing framework for dense boards with high-speed design constraints
    Ozdal, MM
    Wong, MDF
    Honsinger, PS
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 759 - 766
  • [50] A two-layer bus routing algorithm for high-speed boards
    Ozdal, MM
    Wong, MDF
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 99 - 105