Design framework for JPEG2000 system architecture

被引:0
|
作者
Tsutsui, Hiroshi [1 ]
Masuzaki, Takahiko
Hayashi, Yoshiteru
Taki, Yoshitaka
Izumi, Tomonori
Onoye, Takao
Nakamura, Yukihiro
机构
[1] Kyoto Univ, Dept Commun & Comp Engn, Sakyo Ku, Kyoto 6068501, Japan
[2] Osaka Univ, Dept Informat Syst Engn, Suita, Osaka 5650871, Japan
来源
基金
日本学术振兴会;
关键词
JPEG2000; design framework; system architecture; configurable processor; Xtensa;
D O I
10.1080/10798587.2006.10642936
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
For the exploration of system architecture dedicated to JPEG2000 coding, decoding and codec, a novel design framework is constructed. In order to utilize the scalability of JPEG2000 algorithm aggressively in system implementation, three types of modules are prepared for JPEG2000 coding/decoding/codec processes, i.e. software, software accelerated with user-defined instructions, and dedicated hardware. Specifically, dedicated hardware modules for forward and inverse discrete wavelet transformation (shortly DWT), entropy coder, entropy decoder, and entropy codec as well as software acceleration for the DWT process arc devised to be used in the framework. Furthermore, a JPEG2000 encoder LSI, which consists of a configurable processor Xtensa, the DWT module, and the entropy coder, is fabricated to exemplify the system implementation designed through the use of proposed framework.
引用
收藏
页码:331 / 343
页数:13
相关论文
共 50 条
  • [41] A high-performance parallel mode EBCOT encoder architecture design for JPEG2000
    Long, Y
    Zhang, CH
    Kurdahi, F
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 213 - 216
  • [42] An Extension of JPEG XT with JPEG2000
    Kobayashi, Hiroyuki
    Kiya, Hitoshi
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [43] Implementation and Analysis of JPEG2000 System on a Chip
    McNichols, John M.
    Balster, Eric J.
    Turri, William F.
    Hill, Kerry L.
    [J]. ADVANCES IN VISUAL COMPUTING, ISVC 2012, PT II, 2012, 7432 : 545 - 556
  • [44] 关于JPEG2000
    张仁英
    [J]. 中国印刷物资商情, 2001, (10) : 35 - 38
  • [45] High efficiency EBCOT with parallel coding architecture for JPEG2000
    Chiang, Jen-Shiun
    Chang, Chun-Hau
    Hsieh, Chang-Yo
    Hsia, Chih-Hsien
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [46] A high-performance architecture of arithmetic coder in JPEG2000
    Pastuszak, G
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
  • [47] Layered architecture for navigation in JPEG2000 mega-images
    Meessen, J
    Suenaga, T
    Iregui, M
    De Vleeschouwer, C
    Macq, B
    [J]. DIGITAL MEDIA: PROCESSING MULTIMEDIA INTERACTIVE SERVICES, 2003, : 92 - 95
  • [48] Novel high-throughput EBCOT architecture for JPEG2000
    Aly, RE
    Wilson, B
    Bayoumi, MA
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 13 - 16
  • [49] A High Throughput JPEG2000 Entropy Decoding Unit Architecture
    Liu, Kai
    Belyaev, Evgeny
    Li, YunSong
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2019, 91 (08): : 899 - 913
  • [50] A New Pipelined Architecture for JPEG2000 MQ-Coder
    Ahmadvand, M.
    Ezhdehakosh, A.
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838